

# **ESE 345: Computer Architecture**

## **Pipelined SIMD Multimedia Unit Design**

### **Part 2: Pipelining and Processor Control**

**Kyle Han 113799110**

**Summer Wang 113961753**

# Table of Contents

<b>About-----</b>	<b>3</b>
<b>Goals-----</b>	<b>3</b>
<b>Design Procedure-----</b>	<b>3</b>
Assembler-----	3
Instruction Buffer-----	3
Register File-----	4
Forwarding Unit-----	4
ALU-----	4
Write Back Unit-----	4
Stage Registers-----	4
Test Benches-----	5
Pipelined Multimedia SIMD Unit-----	5
<b>Simulation Results-----</b>	<b>6</b>
Waveform Screenshot: Instruction Propagation-----	6
Waveform Screenshot: Functioning Forwarding Unit-----	7
Waveform Screenshot: Nop Write Back-----	8
Waveform Screenshot: Ending Instruction Propagation-----	9
Instruction Input-----	9
Expected Results-----	10
Results File-----	10
<b>Conclusion-----</b>	<b>11</b>
<b>Appendix-----</b>	<b>12</b>
Assembler.c-----	13
Code2Graphics Block Diagram-----	14
InstructionBuffer.vhd-----	15
InstructionBuffer_tb.vhd-----	16
IF_IDRegister.vhd-----	17
RegisterFile.vhd-----	18
RegisterFile_tb.vhd-----	19
IF_EXRegister.vhd-----	20
forwardingUnit.vhd-----	21
forwardingUnit_tb.vhd-----	22
alu.vhd-----	23
alu_tb.vhd-----	24
EX_WBRegister.vhd-----	25
writeBackUnit.vhd-----	26
writeBackUnit_tb.vhd-----	27
resultFile.txt-----	28

# About

This project aims to develop an HDL model of a four-stage multimedia unit and its modules. The unit is designed to execute a custom instruction set and includes an instruction buffer, a register file, an ALU, and a forwarding unit to handle data hazards. The goals include creating synthesizable VHDL code, developing an assembler in C to convert assembly files to machine code, and generating simulation results with waveforms and results files. This report outlines the design procedure for each module, including the assembler, instruction buffer, register file, forwarding unit, ALU, and write-back unit. Testbenches have been implemented to validate the functionality of each entity. The pipelined multimedia SIMD unit is presented through a block diagram, and simulation results are discussed. The project's additional feature is the ability to output the unit's status at each clock cycle to a results file.

## Goals

1. We would like to develop the HDL model of a four-stage multimedia unit and its modules. This unit must execute the custom instruction set provided. The model must include an instruction buffer that holds a maximum of 64 25-bit instructions, a register file that simulates 32 128-bit registers, an ALU, and a forwarding unit to handle data hazards.
2. During each clock cycle, the unit must output its current state at every stage to a file to be inspected.
3. An assembler must be written in any language of choice that converts an assembly file to machine code to run through the HDL model.
4. As an extra goal, we wanted the VHDL written to be synthesizable. Most of the code written is synthesizable, with a few exceptions. This is a reach goal that is not within the scope of the assigned project. However, we felt that it would be a nice touch.

## Design Procedure

### Assembler

The Assembler was written in C. Its intention is to take a text file containing the custom assembly language and convert it to the 25-bit machine code that will be used by the instruction buffer.

To design the assembler, we used a tokenizer to separate the assembly language into its subparts. After tokenizing, the opcode is fitted together based on searching the machine code for specific patterns. For example, load immediate instructions are denoted by bit 24 being set to 0. R4 instructions are denoted by "10" in bits [24:23]. By searching for patterns, we can determine the machine code to be outputted.

Custom functions, such as comments (Denoted as //), register references (Referred to as r12 for register 12), and disregarding empty lines were added to ease development. The final instruction count will also be printed to the console.

### Instruction Buffer

The instruction buffer was designed to take a string and clock as an input. The string is used to dictate the file containing the machine code, while the clock increments the program counter. On the first clock cycle, the file is opened and read in its entirety, copying its contents into an array of 25-bit std\_logic\_vectors. Program Counter (PC) is then set as 0. Every following rising edge, PC is incremented by 1. Instruction out is controlled using a dataflow model.

The code for the **instruction buffer** can be found in the appendix.

## Register File

The register file is an unclocked entity that writes to an array of vectors. It is used as memory, or RAM in our instance. There are 32 registers, each 128-bits long. These registers can be read from using a 5-bit address input to the register file, whereby the value of the register will be output through a port. The registers can be written to using the same addressing and value. However, a writeEnable signal must be set to '1' to write to a register successfully. When set to '0', nothing will be written to the registers.

The code for the **register file** can be found in the appendix.

## Forwarding Unit

The forwarding unit exists to ensure that any data hazards that may appear as a pipelined processor is handled. These hazards exist when there are two instructions in a row that may affect each other. For ease of reference, the first instruction will be called **inst1**. The second instruction is called **inst2**. The following conditions result in a hazard that the forwarding unit handles.

1. A data hazard exists anytime **inst1** is a load immediate and **inst2** is a load immediate of the same Rd.
2. A data hazard exists anytime **inst1**'s rd is used as an input to **inst2** (Either Rs1, Rs2, or Rs3).
  - a. However, this fails when **inst1** is a load immediate and **inst2** is any other function.
  - b. This also fails when **inst1** is a nop and **inst2** is any other function.

The code for the **forwarding unit** can be found in the appendix.

## ALU

The ALU was designed in part 1 of this project. To see that report, please refer to the previous report.

The code for the **ALU** can be found in the previous report.

## Write Back Unit

The write back unit is a simple unit that doesn't do much. Asynchronously, it sets the Write Enable signal to a 0 when the machine code for **nop** is found. Every other instruction writes something and therefore must have the signal set to 1. The data and address are then forwarded to the register file to be written back to the register file.

The code for the **write back unit** can be found in the appendix.

## Stage Registers

The stage registers are a clocked entity that form our varying stages. Every other entity, besides the instruction buffer, is unclocked, and therefore operates combinational. That is to say, their outputs can change anytime any input is changed. With the stage registers, however, they can only output on a positive clock edge. On a positive clock edge, they will forward the data at its inputs to the outputs. These outputs will not change until the next rising clock.

The stage registers are used 3 times in this structural architecture. They are named after the stages they represent.

ID/IF = Instruction Decode/Instruction Fetch

IF/EX = Instruction Fetch/Execute

EX/WB = Execute/Write Back

The ID/IF register is slightly special in the following two ways.

1. It functions to slice the machine code into the formatted parts. For example, rs3 will get the bits[19:15] of the machine code. The same is done for rs2, rs1, and rd for the following sets of 5 bits.

2. The ID/IF register also adjusts rs1 based on the opcode. Due to the special nature of the instruction set, rd needs to receive the data before loading the immediate into the register. This is done through rs1. In this entity, if the opcode is a load immediate function, it will send the address of rd through rs1.

The code for **all 3 stage registers** can be found in the appendix.

## Test Benches

Testbenches have been written to test functionality of all the entities besides the stage registers. Through the testbenches, we have confirmed that all entities function independently as expected, eliminating one possibility of errors when designing the structural unit. The testbenches have signals that connect to every port on the entities, allowing us to control the inputs and monitor the outputs to manually verify our design.

## Pipelined Multimedia SIMD Unit

The unit was designed using the block diagram shown in Figure 1. This diagram was first developed to guide development of the multimedia unit and shows each entity's inputs and outputs. The data paths and control signals are also shown, along with the corresponding bit length. The entity is written in a structural modeling style, simply connecting the various entities together through signals. The block diagram in the appendix shows the result of the **Code2Graphics** wizard within Aldec Active HDL.

The entity also has an additional feature of writing the output to a file. This was required to meet goal 2. The process runs at every clock cycle and prints the status of each of the entities in the unit. This unit was chosen to host the results.txt file since all the signals have already been declared and used to host/move data between entities.





Figure 1: A diagram of the pipelined SIMD unit's entities and their connections.


# Simulation Results

## Waveform Screenshot: Instruction Propagation




Through the image shown, we can see the propagation of the instruction. In the instruction decode, the first rising edge allows the first opcode through. Each of the following stages have a one clock delay until it receives the first instruction.

## Waveform Screenshot: Functioning Forwarding Unit




At the current cursor position, we see that a data hazard exists. The highlighted signals show that r1DataIn does not equal r1DataOut. What we can observe is the data from wbData (data from the writeback unit) being forwarded through to r1DataOut.

## Waveform Screenshot: Nop Write Back



The writeback unit is currently dealing with a nop (Opcode 0x0180\_0000). Thus, we see the same signal get reflected back to the Instruction fetch stage (That is, the register file). We see through the highlighted signals that the Rd, the address is set to register 0. We also see that the data is set to 0. However, register[0] never gets updated with the value, proving our writeEnable line successfully controls the register file.

## Waveform Screenshot: Ending Instruction Propagation



This image shows the propagation nature of the pipelined SIMD unit. At the end of the instructions, PC stays stuck at 64, allowing the same instruction to propagate through to the writeback unit.

### Instruction Input

Every function that the ALU is capable of performing has been used to generate the machine code. The assembly instructions appended to this document show the expected inputs and outputs through commented code. The expected outputs have been compiled and is shown below for the reader's convenience. A comparison to the output of the SIMD unit is also shown.

## Expected Results

At the end of program execution, contents in the register file are outputted with register names shown below. The left image shows expected results and the right image shows actual outputs. Produced output matches the expected results.

```
R31 0000000500007FFF0000800000001AB5
R30 0000000700000005000080000009263
R29 0000000C00007FFF00008000000AD18
R28 6543210100000007FFFFFFF000C0000
R27 6543210100000007FFFFFFF000F4240
R26 CA86420200000000FFFFFFE001B4240
R25 00000000000000000000000000000008000A
R24 0000000000000001CE0000000000000001B8
R23 0000000000000001CE0000000000000001CE
R22 00000000000003AB00000000000000003AB
R21 0000001600000001F0000001600000001F
R20 0000001600000001F0000001600000001F
R19 870F0057FEFF003E0000000EDFF007B
R18 0000001C0000001C00000001C00000001C
R17 0005000000050000000500000000050000
R16 000000030000000300000003000000003
R15 00000000000000000000000000000000000016
R14 0000000000000000000000000000000000000000
R13 0000030D0000030D0000030D0000030D
R12 3942D148301FAFC00000000311AACD0
R11 00070054007F005F00000007F007F005E
R10 870FFFA9FEFFFFC2FFFF014BEDFFFF85
R9 000C0008000C000E00050010000C000D
R8 F0005678FFF0BFBBFEB40000FFF0BDBF
R7 0FFFA987000F4040014BFFFF000F4240
R6 0FFFA987FFF0BFBF014BFFFFFF0BDBF
R5 F0005678000F4040FEB40000000F4240
R4 F6785678567F4040FEFC0000567F4240
R3 56780005678000567800056780000
R2 0004000800040002000B0000000040003
R1 F0005678000F4040FEB40000000F4240
R0 1234567800000000000000000000000000000000
```

```
R0 123456780000000000000000000000000000000000
R1 F0005678000F4040FEB40000000F4240
R2 0004000800040002000B0000000040003
R3 56780005678000567800056780000
R4 F6785678567F4040FEFC0000567F4240
R5 F0005678000F4040FEB40000000F4240
R6 0FFFA987FFF0BFBF014BFFFFFF0BDBF
R7 0FFFA987000F4040014BFFF000F4240
R8 F0005678FFF0BFBBFEB40000FFF0BDBF
R9 000C0008000C000E00050010000C000D
R10 870FFFA9FEFFFFC2FFFF014BEDFFFF85
R11 00070054007F005F00000007F007F005E
R12 3942D148301FAFC00000000311AACD0
R13 0000030D0000030D0000030D0000030D
R14 0000000000000000000000000000000000000000
R15 0000000000000160000000000000000016
R16 00000003000000030000000300000003
R17 0005000000050000000500000000000000
R18 0000001C0000001C0000001C0000001C
R19 870F0057FEFF003E00000000EDFF007B
R20 0000001600000001F0000001600000001F
R21 0000001600000001F0000001600000001F
R22 00000000000003AB0000000000000003AB
R23 00000000000001CE00000000000001CE
R24 00000000000001CE00000000000001B8
R25 000000000000000000000000000000008000A
R26 CA86420200000000FFFFFE001B4240
R27 6543210100000007FFFFFFF000F4240
R28 6543210100000007FFFFFFF000C0000
R29 0000000C00007FFF000080000000AD18
R30 0000007000000050000800000009263
R31 0000000500007FFF000080000001AB5
```

## Results File

The results file is shown below. Information regarding each stage is shown in a table format for easier reading. For stage 1 instruction fetch stage, instruction in hexadecimal value is displayed. For stage 2 instruction decode stage, opcode, register 1 through register 3 are displayed. For stage 3 execute stage, opcode is also displayed in hexadecimal value, plus M1 - M3, as 3 registers going into IF/EX register, r1, r2, r3 inputs into the ALU as A1 - A3. FD is the data being forwarded. For stage 4 write back stage, opcode is shown in addition to write\_en value, rd register, and rd data value.

Currently the cycle 4 shown have 1830063 which is instruction bcw r3, r3 in stage 3 and li r3, 1, 0x5678 in stage 4. R3 is to be written at stage 4 while to be used at stage 3. At stage 3, r3 has not been written back to register file so r3 does not have the newest value. There is a data hazard. The forwarding unit detects the hazard and forward data back so the next instruction that needs r3 can get the most updated data. In Cycle 4, A1 (r3) is being forwarded, also shown at stage 4 r[03] with its data. FD is the same as A1 which can also show r3 is bring forwarded. Ao has the output of the ALU which is the broadbasted output. At the next instruction forwarding happens again, so FD gets the Ao value, and r[03] shows the same value as well.

Cycle 4			
STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK
instruction: 0E24681	opcode: 0CF0242 R[18]: 00000000000000000000000000000000    R[00]: XXXXXXXXXXXXXXXXXXXXXXXX    R[30]: 00000000000000000000000000000000	function: 1830063 M1: 00000000000000000000000000000000    M2: XXXXXXXXXXXXXXXXXXXXXXXX    M3: 00000000000000000000000000000000 A1: 00000000000000000000000000000000    A2: XXXXXXXXXXXXXXXXXXXXXXXX    A3: 00000000000000000000000000000000    FD: 00000000000000000000000000000000    AO: 0567800005678000056780000	field: 02ACF03 WE: 1 RD: 03 R[03]: 00000000000000000000000000000000
R[RS] = RS DATA	M = MUX INPUT DATA	FD = FORWARD DATA	A = ALU INPUT DATA
			AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[RD] = WRITE DATA
Cycle 5			
STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK
instruction: 0CACF01	opcode: 0F24681 R[20]: 00000000000000000000000000000000    R[17]: 00000000000000000000000000000000    R[04]: 00000000000000000000000000000000	function: 0CF0242 M1: 00000000000000000000000000000000    M2: XXXXXXXXXXXXXXXXXXXXXXXX    M3: 00000000000000000000000000000000 A1: 00000000000000000000000000000000    A2: XXXXXXXXXXXXXXXXXXXXXXXX    A3: 00000000000000000000000000000000    FD: 567800005678000056780000	field: 1830063 WE: 1 RD: 03 R[03]: 56780000567800005678000056780000
R[RS] = RS DATA	M = MUX INPUT DATA	FD = FORWARD DATA	A = ALU INPUT DATA
			AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[RD] = WRITE DATA

## Conclusion

Through this project, we learned about pipelining as well as data forwarding, testbench design, reinforced knowledge of computer architecture though actively writing and debugging behavioral and structural designs using VHDL. Extensive tests have been done to ensure data hazards are handled properly by the data forwarding unit. We gained a lot of familiarity with VHDL via this project. As a result, Pipelined SIMD multimedia unit was successfully built. It was a great learning experience designing, building, and testing this project with the goal of writing synthesizable code in mind.

# **Appendix**

## **Assembler.c**

```
1  /*
2  =====
3  File:          345assembler.c
4  Description:   Assembles a custom instruction set into machine code for
5  a pipelined SIMD unit
6  Author:        Kyle Han and Summer Wang
7  Company:       Stony Brook University - ESE 345 Computer Architecture
8  Email:         your.email@example.com
9  Date:          December 3, 2023
10 Version:       1.0
11
12 License:       This code is released under the MIT License.
13
14 Notes:         This code is meant for terminal use. When compiled to an
15 executable, it can be run standalone, but will not provide any feedback
16
17 Usage:
18
19 Compilation:   Compile using standard gcc.
20
21 Dependencies:
22 =====
23 */
24
25
26
27
28 #include <stdio.h>
29 #include <stdlib.h>
30 #include <string.h>
31 #include <ctype.h>
32 #include <math.h>
33
34
35
36 void removeChar(char *str, char c) {
37     //If the string is null, do nothing.
38     //Otherwise, continue on
39     if (str != NULL) {
40         int i, j;
41         int len = strlen(str);
42         for (i = j = 0; i < len; i++) {
43             if (str[i] != c) {
44                 str[j++] = str[i];
45             }
46         }
47         str[j] = '\0';
48     }
49 }
50
51 void slice(const char* str, char* result, size_t start, size_t end) {
52     strncpy(result, str + start, end - start);
53 }
```

```

54 //This function will convert a long to a character array of a binary
55 //equivalent
56 char* long_to_binary(unsigned long k)
57 {
58     static char c[65];
59     c[0] = '\0';
60
61     unsigned long val;
62     for (val = 1UL << (sizeof(unsigned long)*8-1); val > 0; val >>= 1)
63     {
64         strcat(c, ((k & val) == val) ? "1" : "0");
65     }
66     return c;
67 }
68 //This function will take a base m character string and return a n bit
69 //binary value
70 //Ex: Input 7 --> 00111
71 //Ex: Input 31 --> 11111
72 //Ex: Input FFFF --> 1111111111111111
73 //Ex: Input 0000 --> 0000000000000000
74 char* char2Bin(char* charInput, int n, int m) {
75     char* pEnd;
76
77     //Technically I malloc here but never free.. I don't know where to,
78     //since it'll return the address and immedeately get used.
79     char* binaryValue = malloc (sizeof(char)*n);
80
81     //Convert the given string to a long
82     long int lil = strtol(charInput, &pEnd, m);
83
84     //A little checksum - if the long lil is greater than the bits that
85     //2**n can hold, throw a warning in the console.
86     if (lil > pow(2, n) - 1) {
87         printf("Error: %li cannot fit within a %d-bit binary", lil, n);
88         printf("\nExiting with error");
89         exit(1);
90     }
91
92     //Convert the long to a binary encoded string
93     pEnd = long_to_binary(lil);
94
95     //Limit to n bits
96     //For some reason, when I copy-paste strlen(pEnd)-5 directly into the
97     //slice parameter, I get a segmentation fault
98     int tmp = strlen(pEnd)-n;
99     slice(pEnd, binaryValue, tmp, strlen(pEnd));
100    binaryValue[n] = '\0';
101
102    return binaryValue;
103 }
104 int main() {
105     //Open a inputFile called "input.txt" in read only mode
106     FILE* inputFile = fopen("assembly.txt", "r");

```

```

105     //Open an outputFile called "output.txt" in write only mode
106     FILE* outputFile = fopen("machineCode.txt", "w");
107     char line[100];
108     int lineIndex = 0;
109
110     //Go line by line (Or until we hit 64 lines, our limit for the
111     //instruction buffer)
112     while (fgets(line, sizeof(line), inputFile) && lineIndex < 64) {
113         //There can be up to 5 arguments per line, each limited to 7
114         //characters long + 1 null terminating character
115         char* args[5] = { '\0' };
116
117         //The OpCode to be printed to the outputfile. Is 25 characters
118         //long + 1 null terminating character
119         char opcodeOut[25+1] = { '\0' };
120         int spaceIndex = 0;
121         int currentArg = 0;
122
123         printf("\n\n%s", line);
124
125         //Check for comments, denoted by a "//" as the first 2 characters
126         //Also check for just an empty line.
127         if (line[0] != '/' && line[1] != '/' && line[0] != '\n'){
128             //Remove the commas and the rs (which stand for registers)
129             removeChar(line, ',');
130             removeChar(line, '\n');
131
132             //First, make sure that everything is lowercase
133             for (int i = 0; line[i]; i++) {
134                 line[i] = tolower(line[i]);
135             }
136             /*
137                 //Tokenize Version 1
138                 //Going char by char in the line, we will also parse out the
139                 //arguments to put in the 2d array args
140                 for (int i = 0; line[i]; i++) {
141                     //First, make sure that everything is lowercase
142                     line[i] = tolower(line[i]);
143
144                     //If we detect a space or a newline char, we are at the
145                     //end of the word
146                     //spaceIndex identifies the last space, while i represents
147                     //the current space.
148                     //Between these is the argument to be parsed. Copy that
149                     //over to the args array
150                     if (line[i] == ' ' || line[i] == '\n') {
151                         //Copy the string to the args array, starting from the
152                         //spaceIndex character and for i-spaceIndex characters
153                         strncpy(args[currentArg], line+spaceIndex,
154                         i-spaceIndex);
155                         //strncpy does not add a null terminator. We must do
156                         //that (Even though the whole array is already initialized to \0, this is
157                         //just good practice)
158                         args[currentArg][i-spaceIndex] = '\0';
159                         spaceIndex = i+1;
160                         currentArg++;
161                     }

```

```

151         }
152         */
153
154
155         //Using built in tokenizer
156         int j = 0;
157         char* token;
158         char delimiter[] = " ";
159         token = strtok(line, delimiter);
160         args[j] = token;
161         j++;
162         while (token) {
163             token = strtok(NULL, delimiter);
164             args[j] = token;
165             j++;
166         }
167
168
169         //Arguments have been seperated by spaces
170         //Remove the r (Which stands for registers) from every
171         //arguement beyond arg[0]
172         //removeChar(args[1], 'r');
173
174
175         for (int i = 1; i < 5; i++) {
176             removeChar(args[i], 'r');
177         }
178         //There's probably a better way to do this. I can think of
179         //one: A hashmap and a switch statement.
180         //However, since this is a simple instructionset with minimal
181         //instructions, I have elected to use a if-else ladder
182         //If this was a more complicated assembler, the smarter way
183         //would be a hashmap
184         if(strcmp(args[0], "li") == 0) {
185             //For some reason, without this printf statement, the
186             //program segfaults. THIS IS IMPORTANT
187             strcat(opcodeOut, "0");
188             strcat(opcodeOut, char2Bin(args[2], 3, 10));
189             strcat(opcodeOut, char2Bin(args[3], 16, 16));
190             strcat(opcodeOut, char2Bin(args[1], 5, 10));
191         } else if (strcmp(args[0], "simal") == 0){
192             //Do Something
193             strcat(opcodeOut, "10");
194             strcat(opcodeOut, "000");
195             strcat(opcodeOut, char2Bin(args[4], 5, 10));
196             strcat(opcodeOut, char2Bin(args[3], 5, 10));
197             strcat(opcodeOut, char2Bin(args[2], 5, 10));
198             strcat(opcodeOut, char2Bin(args[1], 5, 10));
199         } else if (strcmp(args[0], "simah") == 0){
200             //Do Something
201             strcat(opcodeOut, "10");
202             strcat(opcodeOut, "001");
203             strcat(opcodeOut, char2Bin(args[4], 5, 10));
204             strcat(opcodeOut, char2Bin(args[3], 5, 10));
205             strcat(opcodeOut, char2Bin(args[2], 5, 10));
206             strcat(opcodeOut, char2Bin(args[1], 5, 10));
207         } else if (strcmp(args[0], "simsl") == 0){

```

```

203         //Do Something
204         strcat(opcode0out, "10");
205         strcat(opcode0out, "010");
206         strcat(opcode0out, char2Bin(args[4], 5, 10));
207         strcat(opcode0out, char2Bin(args[3], 5, 10));
208         strcat(opcode0out, char2Bin(args[2], 5, 10));
209         strcat(opcode0out, char2Bin(args[1], 5, 10));
210     } else if (strcmp(args[0], "simsh") == 0){
211         //Do Something
212         strcat(opcode0out, "10");
213         strcat(opcode0out, "011");
214         strcat(opcode0out, char2Bin(args[4], 5, 10));
215         strcat(opcode0out, char2Bin(args[3], 5, 10));
216         strcat(opcode0out, char2Bin(args[2], 5, 10));
217         strcat(opcode0out, char2Bin(args[1], 5, 10));
218     } else if (strcmp(args[0], "slmal") == 0){
219         //Do Something
220         strcat(opcode0out, "10");
221         strcat(opcode0out, "100");
222         strcat(opcode0out, char2Bin(args[4], 5, 10));
223         strcat(opcode0out, char2Bin(args[3], 5, 10));
224         strcat(opcode0out, char2Bin(args[2], 5, 10));
225         strcat(opcode0out, char2Bin(args[1], 5, 10));
226     } else if (strcmp(args[0], "slmah") == 0){
227         //Do Something
228         strcat(opcode0out, "10");
229         strcat(opcode0out, "101");
230         strcat(opcode0out, char2Bin(args[4], 5, 10));
231         strcat(opcode0out, char2Bin(args[3], 5, 10));
232         strcat(opcode0out, char2Bin(args[2], 5, 10));
233         strcat(opcode0out, char2Bin(args[1], 5, 10));
234     } else if (strcmp(args[0], "slmsl") == 0){
235         //Do Something
236         strcat(opcode0out, "10");
237         strcat(opcode0out, "110");
238         strcat(opcode0out, char2Bin(args[4], 5, 10));
239         strcat(opcode0out, char2Bin(args[3], 5, 10));
240         strcat(opcode0out, char2Bin(args[2], 5, 10));
241         strcat(opcode0out, char2Bin(args[1], 5, 10));
242     } else if (strcmp(args[0], "slmsh") == 0){
243         //Do Something
244         strcat(opcode0out, "10");
245         strcat(opcode0out, "111");
246         strcat(opcode0out, char2Bin(args[4], 5, 10));
247         strcat(opcode0out, char2Bin(args[3], 5, 10));
248         strcat(opcode0out, char2Bin(args[2], 5, 10));
249         strcat(opcode0out, char2Bin(args[1], 5, 10));
250     } else if (strcmp(args[0], "nop") == 0){
251         strcat(opcode0out, "11");
252         strcat(opcode0out, "00000000");
253         strcat(opcode0out, "00000");
254         strcat(opcode0out, "00000");
255         strcat(opcode0out, "00000");
256     } else if (strcmp(args[0], "shrhi") == 0){
257         strcat(opcode0out, "11");
258         strcat(opcode0out, "00000001");
259         strcat(opcode0out, char2Bin(args[3], 5, 10));

```

```

260             strcat(opcodeOut, char2Bin(args[2], 5, 10));
261             strcat(opcodeOut, char2Bin(args[1], 5, 10));
262         } else if (strcmp(args[0], "au") == 0){
263             strcat(opcodeOut, "11");
264             strcat(opcodeOut, "00000010");
265             strcat(opcodeOut, char2Bin(args[3], 5, 10));
266             strcat(opcodeOut, char2Bin(args[2], 5, 10));
267             strcat(opcodeOut, char2Bin(args[1], 5, 10));
268         } else if (strcmp(args[0], "cntlh") == 0){
269             //Do Something
270             strcat(opcodeOut, "11");
271             strcat(opcodeOut, "00000011");
272
273         //cntlh doesn't have 3 registers - only 2. Therefore, replace rs2 with
274         all 0s
275             strcat(opcodeOut, "00000");
276             strcat(opcodeOut, char2Bin(args[2], 5, 10));
277             strcat(opcodeOut, char2Bin(args[1], 5, 10));
278         } else if (strcmp(args[0], "ahs") == 0){
279             //Do Something
280             strcat(opcodeOut, "11");
281             strcat(opcodeOut, "00000100");
282
283             strcat(opcodeOut, char2Bin(args[3], 5, 10));
284             strcat(opcodeOut, char2Bin(args[2], 5, 10));
285             strcat(opcodeOut, char2Bin(args[1], 5, 10));
286         } else if (strcmp(args[0], "or") == 0){
287             //Do Something
288             strcat(opcodeOut, "11");
289             strcat(opcodeOut, "00000101");
290
291             strcat(opcodeOut, char2Bin(args[3], 5, 10));
292             strcat(opcodeOut, char2Bin(args[2], 5, 10));
293             strcat(opcodeOut, char2Bin(args[1], 5, 10));
294         } else if (strcmp(args[0], "bcw") == 0){
295             //Do Something
296             strcat(opcodeOut, "11");
297             strcat(opcodeOut, "00000110");
298
299         //bcw doesn't have 3 registers - only 2. Therefore,
300         replace rs2 with all 0s
301             strcat(opcodeOut, "00000");
302             strcat(opcodeOut, char2Bin(args[2], 5, 10));
303             strcat(opcodeOut, char2Bin(args[1], 5, 10));
304         } else if (strcmp(args[0], "maxws") == 0){
305             //Do Something
306             strcat(opcodeOut, "11");
307             strcat(opcodeOut, "00000111");
308
309             strcat(opcodeOut, char2Bin(args[3], 5, 10));
310             strcat(opcodeOut, char2Bin(args[2], 5, 10));
311             strcat(opcodeOut, char2Bin(args[1], 5, 10));
312         } else if (strcmp(args[0], "minws") == 0){
313             //Do Something
314             strcat(opcodeOut, "11");
315             strcat(opcodeOut, "00001000");

```

```


315         strcat(opcodeOut, char2Bin(args[3], 5, 10));
316         strcat(opcodeOut, char2Bin(args[2], 5, 10));
317         strcat(opcodeOut, char2Bin(args[1], 5, 10));
318     } else if (strcmp(args[0], "mlhu") == 0){
319         //Do Something
320         strcat(opcodeOut, "11");
321         strcat(opcodeOut, "00001001");
322
323         strcat(opcodeOut, char2Bin(args[3], 5, 10));
324         strcat(opcodeOut, char2Bin(args[2], 5, 10));
325         strcat(opcodeOut, char2Bin(args[1], 5, 10));
326     } else if (strcmp(args[0], "mlhss") == 0){
327         //Do Something
328         strcat(opcodeOut, "11");
329         strcat(opcodeOut, "00001010");
330
331         strcat(opcodeOut, char2Bin(args[3], 5, 10));
332         strcat(opcodeOut, char2Bin(args[2], 5, 10));
333         strcat(opcodeOut, char2Bin(args[1], 5, 10));
334     } else if (strcmp(args[0], "and") == 0){
335         //Do Something
336         strcat(opcodeOut, "11");
337         strcat(opcodeOut, "00001011");
338
339         strcat(opcodeOut, char2Bin(args[3], 5, 10));
340         strcat(opcodeOut, char2Bin(args[2], 5, 10));
341         strcat(opcodeOut, char2Bin(args[1], 5, 10));
342     } else if (strcmp(args[0], "invb") == 0){
343         //Do Something
344         strcat(opcodeOut, "11");
345         strcat(opcodeOut, "00001100");
346
347         strcat(opcodeOut, char2Bin(args[3], 5, 10));
348         strcat(opcodeOut, char2Bin(args[2], 5, 10));
349         strcat(opcodeOut, char2Bin(args[1], 5, 10));
350     } else if (strcmp(args[0], "rotw") == 0){
351         //Do Something
352         strcat(opcodeOut, "11");
353         strcat(opcodeOut, "00001101");
354
355         strcat(opcodeOut, char2Bin(args[3], 5, 10));
356         strcat(opcodeOut, char2Bin(args[2], 5, 10));
357         strcat(opcodeOut, char2Bin(args[1], 5, 10));
358     } else if (strcmp(args[0], "sfwu") == 0){
359         //Do Something
360         strcat(opcodeOut, "11");
361         strcat(opcodeOut, "00001110");
362
363         strcat(opcodeOut, char2Bin(args[3], 5, 10));
364         strcat(opcodeOut, char2Bin(args[2], 5, 10));
365         strcat(opcodeOut, char2Bin(args[1], 5, 10));
366     } else if (strcmp(args[0], "sfhs") == 0){
367         //Do Something
368         strcat(opcodeOut, "11");
369         strcat(opcodeOut, "00001111");
370
371         strcat(opcodeOut, char2Bin(args[3], 5, 10));

```

```
372         strcat(opcodeOut, char2Bin(args[2], 5, 10));
373         strcat(opcodeOut, char2Bin(args[1], 5, 10));
374     } else {
375         printf("\nInstruction not found: %s", args[0]);
376         exit(1);
377     }
378 }
379
380     printf("Opcode: %s", opcodeOut);
381     fprintf(outputFile, opcodeOut);
382     fprintf(outputFile, "\n");
383     lineIndex++;
384 }
385
386
387
388 }
389     printf("\nThere are a total of %d instructions in this assembly file."
390 , lineIndex);
391
//Once we're done, fill the rest of the machine code with nop
instructions
392     while (lineIndex < 64) {
393         fprintf(outputFile, "11000000000000000000000000000000\n");
394         lineIndex++;
395     }
396     fclose(inputFile);
397     fclose(outputFile);
398     return 0;
399 }
```

## **Code2Graphics Block Diagram**

# Project ALU



## **InstructionBuffer.vhd**

```

1  -----
2  -- Company: Stony Brook University - ESE 345 Computer Architecture
3  -- Engineers: Kyle Han and Summer Wang
4  --
5  -- Create Date: 11/29/2023 08:24:40 PM
6  -- Design Name:
7  -- Module Name: Instruction Buffer - Behavioral
8  -- Project Name:
9  -- Target Devices:
10 -- Tool Versions:
11 -- Description:
12 --
13 -- Dependencies:
14 --
15 -- Revision:
16 -- Revision 0.01 - File Created
17 -- Additional Comments:
18 --
19 -----
20
21 library IEEE;
22 library std;
23 use IEEE.STD_LOGIC_1164.ALL;
24 use std.textio.all;
25 use IEEE.NUMERIC_STD.ALL;
26 use work.all;
27
28 entity instructionBuffer is
29     Port(
30         --Inputs
31         clk : in std_logic;
32         filename: in string;
33
34         --Outputs
35         instruction: out std_logic_vector(24 downto 0);
36         pcOutput: out integer);
37 end instructionBuffer;
38
39
40 architecture Behavioral of instructionBuffer is
41     signal PC: integer := 0;
42
43
44     type instArray is array (0 to 63) of std_logic_vector(24 downto 0);
45     signal instBuffer: instArray;
46 begin
47     process(clk)
48         file inputFile : text;
49         variable lineContents : line;
50         variable i: integer := 0;
51         variable readFile: integer := 0;
52         variable tempInst: std_logic_vector(24 downto 0);
53     begin
54         --On each rising edge
55         if(rising_edge(clk)) then

```

```
56      --If the file hasn't been read into memory, read the file.  
57      Then, set readFile to 1 so that we won't enter.  
58          if(readFile = 0) then  
59              file_open(inputFile, filename, READ_MODE);  
60              while not endfile(inputFile) loop  
61                  readline(inputFile, lineContents);           -- Reads text  
line in file, stores line into line_contents  
62                  read(lineContents, tempInst);   -- Reads line_contents  
and stores it into a temporary variable  
63                  instBuffer(i) <= tempInst;    -- Takes the information  
from the temp variable and inserts it into the instBuffer(i), which is an  
entry in the 64 25-bit instruction set  
64                  i := i + 1;  
65          end loop;  
66          file_close(inputFile);  
67          readFile := 1;  
68          PC <= 0;  
69          --If the program counter has not reached the end, increment.  
70          elsif(PC < 63) then  
71              PC <= PC + 1;  
72          else  
73              PC <= PC;  
74          end if;  
75      end if;  
76      -- At any time, the output should be whatever the instruction is  
77      instruction <= instBuffer(PC);  
78      pcOutput <= PC;  
79  
80 end Behavioral;
```

## **InstructionBuffer\_tb.vhd**

```
1 -----  
2 -- Company: Stony Brook University - ESE 345 Computer Architecture  
3 -- Engineers: Kyle Han and Summer Wang  
4 --  
5 -- Create Date: 11/29/2023 9:57:21 PM  
6 -- Design Name:  
7 -- Module Name: instructionBuffer_TB - Behavioral  
8 -- Project Name:  
9 -- Target Devices:  
10 -- Tool Versions:  
11 -- Description:  
12 --  
13 -- Dependencies:  
14 --  
15 -- Revision:  
16 -- Revision 0.01 - File Created  
17 -- Additional Comments:  
18 --  
19 -----  
-----  
20 library IEEE;  
21 library std;  
22 use IEEE.STD_LOGIC_1164.ALL;  
23 use std.textio.all;  
24 use IEEE.NUMERIC_STD.ALL;  
25 use work.all;  
26 use std.env.finish;  
27  
28 entity instructionBuffer_tb is  
29 end instructionBuffer_tb;  
30  
31 architecture behavioral of instructionBuffer_tb is  
32     signal clk: std_logic := '0';  
33  
34     constant BL_STR :string := "machineCode.txt";  
35     signal filename: string(1 to BL_STR'length) := BL_STR ;  
36     --signal filename: string(1 to 16) := "machineCode.txt"; --With this  
37     --singular line of code, vivado didn't want to simulate. The constant above  
38     --is a workaround  
39     signal instruction: std_logic_vector(24 downto 0);  
40  
41     constant period : time := 1 us;  
42 begin  
43     UUT: entity instructionBuffer  
44         port map(clk => clk,  
45                     filename => filename,  
46                     instruction => instruction);  
47     testing: process  
48     begin  
49         for i in 0 to 128 loop  
50             wait for period/2;  
51             clk <= not clk;  
52         end loop;  
53         std.env.finish;
```

```
54      end process;  
55 end behavioral;
```

## **IF\_IDRegister.vhd**

```

1  -----
2  -- Company: Stony Brook University - ESE 345 Computer Architecture
3  -- Engineers: Kyle Han and Summer Wang
4  --
5  -- Create Date: 11/30/2023 2:33:21 PM
6  -- Design Name:
7  -- Module Name: IF/ID Register - Behavioral
8  -- Project Name:
9  -- Target Devices:
10 -- Tool Versions:
11 -- Description:
12 --
13 -- Dependencies:
14 --
15 -- Revision:
16 -- Revision 0.01 - File Created
17 -- Additional Comments:
18 --
19 -----
20
21
22 library IEEE;
23 library std;
24 use IEEE.STD_LOGIC_1164.ALL;
25 use std.textio.all;
26 use IEEE.NUMERIC_STD.ALL;
27 use work.all;
28
29 entity if_idRegister is
30   Port(
31     --Inputs
32     instruction: in std_logic_vector(24 downto 0);
33     clk: in std_logic;
34
35     --Outputs
36     instructionOut: out std_logic_vector(24 downto 0);
37     rs3: out std_logic_vector(4 downto 0);
38     rs2: out std_logic_vector(4 downto 0);
39     rs1: out std_logic_vector(4 downto 0);
40     rd: out std_logic_vector(4 downto 0));
41 end if_idRegister;
42
43
44 architecture behavioral of if_idRegister is
45
46 begin
47   process(clk)
48   begin
49     if(rising_edge(clk)) then
50       --On a rising clock edge, we want to see the asynchronous data
51       --sent out. So whatever is in instruction is split
52       instructionOut <= instruction;
53       rs3 <= instruction(19 downto 15);
54       rs2 <= instruction(14 downto 10);
55       --Rs1 = Rs1 unless we have a li instruciton. Then, rs1 gets rd.

```

```
55      rsl <= instruction(9 downto 5) when (instruction(24) = '1')
56      else
57          instruction(4 downto 0);
58      rd <= instruction(4 downto 0);
59      end if;
60  end process;
61 end behavioral;
62
```

## **RegisterFile.vhd**

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  USE ieee.numeric_std.ALL;
4
5
6  entity resgiter_file is
7  port(
8      WR_en: in std_logic;      -- Write enable
9      R1_addr: in std_logic_vector(4 downto 0);    -- R1 Address input
10     R2_addr: in std_logic_vector(4 downto 0);    -- R2 Address input
11     R3_addr: in std_logic_vector(4 downto 0);    -- R3 Address input
12     Rd_addr: in std_logic_vector(4 downto 0);    -- Rd Address input
13     Rd_data: in std_logic_vector(127 downto 0);  -- Rd data in from Write
14   Back
15   -- CLK: in std_logic; -- clock input for RAM
16   R1_out: out std_logic_vector(127 downto 0); -- R2 register output
17   R2_out: out std_logic_vector(127 downto 0); -- R2 register output
18   R3_out: out std_logic_vector(127 downto 0); -- Data output of RAM
19   -- below are all registers to write to file
20   r0: out std_logic_vector(127 downto 0);
21   r1: out std_logic_vector(127 downto 0);
22   r2: out std_logic_vector(127 downto 0);
23   r3: out std_logic_vector(127 downto 0);
24   r4: out std_logic_vector(127 downto 0);
25   r5: out std_logic_vector(127 downto 0);
26   r6: out std_logic_vector(127 downto 0);
27   r7: out std_logic_vector(127 downto 0);
28   r8: out std_logic_vector(127 downto 0);
29   r9: out std_logic_vector(127 downto 0);
30   r10: out std_logic_vector(127 downto 0);
31   r11: out std_logic_vector(127 downto 0);
32   r12: out std_logic_vector(127 downto 0);
33   r13: out std_logic_vector(127 downto 0);
34   r14: out std_logic_vector(127 downto 0);
35   r15: out std_logic_vector(127 downto 0);
36   r16: out std_logic_vector(127 downto 0);
37   r17: out std_logic_vector(127 downto 0);
38   r18: out std_logic_vector(127 downto 0);
39   r19: out std_logic_vector(127 downto 0);
40   r20: out std_logic_vector(127 downto 0);
41   r21: out std_logic_vector(127 downto 0);
42   r22: out std_logic_vector(127 downto 0);
43   r23: out std_logic_vector(127 downto 0);
44   r24: out std_logic_vector(127 downto 0);
45   r25: out std_logic_vector(127 downto 0);
46   r26: out std_logic_vector(127 downto 0);
47   r27: out std_logic_vector(127 downto 0);
48   r28: out std_logic_vector(127 downto 0);
49   r29: out std_logic_vector(127 downto 0);
50   r30: out std_logic_vector(127 downto 0);
51   r31: out std_logic_vector(127 downto 0)
52 );
53 end resgiter_file;
54
55 architecture comb of resgiter_file is
56   -- define the new type for the 32*128 register file
57   type registers_array is array (31 downto 0) of std_logic_vector (127
downto 0);

```

```

57  -- initial values in the register file
58  signal registers: registers_array :=(                      -- initializes every bit
59    others => (others => '0') );
60
61 begin
62   process(all)
63     -- draft for instruction names: instructionBufferOut,
64     -- id_if_instructionOut, if_ex_Instruction, ex_wb_instruction
65     begin
66       if(WR_en='1') then -- when write enable = 1,
67         -- write back data into Rd in register file at the provided Rd
68         address
69           registers(to_integer(unsigned(Rd_addr))) <= Rd_Data;
70           -- The index of the registers array needs to be integer so
71           -- converts addr from std_logic_vector -> Unsigned -> Integer
72           -- using numeric_std library
73
74       end if;
75       --for i in 0 to 31 loop
76         -- ri <= registers(i);
77         -- end loop;
78       R1_out <= registers(to_integer(unsigned(R1_addr)));
79       R2_out <= registers(to_integer(unsigned(R2_addr)));
80       R3_out <= registers(to_integer(unsigned(R3_addr)));
81
82     end process;
83     -- Data to be read out
84
85
86     r0 <= registers(0);
87     r1 <= registers(1);
88     r2 <= registers(2);
89     r3 <= registers(3);
90     r4 <= registers(4);
91     r5 <= registers(5);
92     r6 <= registers(6);
93     r7 <= registers(7);
94     r8 <= registers(8);
95     r9 <= registers(9);
96     r10 <= registers(10);
97     r11 <= registers(11);
98     r12 <= registers(12);
99     r13 <= registers(13);
100    r14 <= registers(14);
101    r15 <= registers(15);
102    r16 <= registers(16);
103    r17 <= registers(17);
104    r18 <= registers(18);
105    r19 <= registers(19);
106    r20 <= registers(20);
107    r21 <= registers(21);
108    r22 <= registers(22);
109    r23 <= registers(23);

```

```
110      r24 <= registers(24);
111      r25 <= registers(25);
112      r26 <= registers(26);
113      r27 <= registers(27);
114      r28 <= registers(28);
115      r29 <= registers(29);
116      r30 <= registers(30);
117      r31 <= registers(31);
118
119 end comb;
```

## **RegisterFile\_tb.vhd**

```

1  LIBRARY ieee;
2  use ieee.std_logic_1164.ALL;
3  use ieee.std_logic_unsigned.ALL;
4  use work.all;
5  use std.env.finish;
6
7  -- VHDL testbench for register file
8  ENTITY tb_Reg_File IS
9  END tb_Reg_File;
10
11 ARCHITECTURE Behavioral OF tb_Reg_File IS
12
13     -- Component Declaration for register file in VHDL
14
15     COMPONENT resgiter_file
16     PORT(
17         WR_en: in std_logic;      -- Write enable
18         R1_addr: in std_logic_vector(4 downto 0);    -- R1 Address input
19         R2_addr: in std_logic_vector(4 downto 0);    -- R2 Address input
20         R3_addr: in std_logic_vector(4 downto 0);    -- R3 Address input
21         Rd_addr: in std_logic_vector(4 downto 0);    -- Rd Address input
22         Rd_data: in std_logic_vector(127 downto 0);  -- Rd data in from
23     Write Back
24         -- CLK: in std_logic; -- clock input for RAM
25         R1_out: out std_logic_vector(127 downto 0); -- R2 register output
26         R2_out: out std_logic_vector(127 downto 0); -- R2 register output
27         R3_out: out std_logic_vector(127 downto 0) -- Data output of RAM
28     );
29     END COMPONENT;
30
31     --Inputs
32     signal WR_en: std_logic := '0'; -- Write enable
33     signal R1_addr: std_logic_vector(4 downto 0) := (others => '0'); --
34     R1 Address input
35     signal R2_addr: std_logic_vector(4 downto 0);      -- R2 Address input
36     signal R3_addr: std_logic_vector(4 downto 0);      -- R3 Address input
37     signal Rd_addr: std_logic_vector(4 downto 0);      -- Rd Address input
38     signal Rd_data: std_logic_vector(127 downto 0);   -- Rd data in from
39     Write Back
40
41     --Outputs
42     signal R1_out: std_logic_vector(127 downto 0);
43     signal R2_out: std_logic_vector(127 downto 0);
44     signal R3_out: std_logic_vector(127 downto 0);
45
46 begin
47     -- Instantiate the single-port RAM in VHDL
48     uut: entity resgiter_file
49     port map(
50         WR_en => WR_en,
51         R1_addr => R1_addr,
52         R2_addr => R2_addr,
53         R3_addr => R3_addr,
54         Rd_addr => Rd_addr,
55         Rd_data => Rd_data,
56         R1_out => R1_out,

```

```

55          R2_out => R2_out,
56          R3_out => R3_out
57      );
58
59      test: process
60      begin
61          WR_en <= '1';
62          R1_addr <= "00001";
63          R2_addr <= "00010";
64          R3_addr <= "00011";
65          Rd_addr <= "00001"; -- supposed to write back to $r1
66          Rd_data <= (others => '1');
67      --Rd_data <= (7 => '1', 5 downto 1 => '1', 6 => B_BIT, others => '0');
68          wait for 20 ns;
69
70          WR_en <= '1';
71          R1_addr <= "00001";
72          R2_addr <= "00010";
73          R3_addr <= "00011";
74          Rd_addr <= "00010"; -- supposed to write back to $r2
75          Rd_data <= (7 => '1', 4 downto 0 => '1', others => '0');
76          wait for 20 ns;
77
78      -- when WR_en is 0, verify that nothing gets written in
79      WR_en <= '0';
80      R1_addr <= "00001";
81      R2_addr <= "00000";
82      R3_addr <= "00011";
83      Rd_addr <= "00000"; -- supposed to write back to $r3
84      Rd_data <= (7 => '1', 4 downto 0 => '1', others => '0');
85      wait for 20 ns;
86
87      WR_en <= '1';
88      R1_addr <= "00001";
89      R2_addr <= "00010";
90      R3_addr <= "00011";
91      Rd_addr <= "00100"; -- supposed to write back to $r4
92      Rd_data <= (7 => '1', 4 downto 0 => '1', others => '0');
93      wait for 20 ns;
94
95      WR_en <= '1';
96      R1_addr <= "00100"; -- $r4
97      R2_addr <= "00010"; -- $r2
98      R3_addr <= "00011"; -- $r3
99      Rd_addr <= "00100"; -- supposed to write back to $r4
100     Rd_data <= (6 => '1', 3 downto 0 => '1', others => '0');
101     wait for 20 ns;
102
103     WR_en <= '1';
104     R1_addr <= "00001";
105     R2_addr <= "00010";
106     R3_addr <= "00011";
107     Rd_addr <= "00101"; -- supposed to write back to $r5
108     Rd_data <= (7 => '1', 4 downto 0 => '1', others => '0');
109     wait for 20 ns;
110
111     WR_en <= '1';

```

```
112      R1_addr <= "00001";
113      R2_addr <= "00010";
114      R3_addr <= "00011";
115      Rd_addr <= "00110"; -- supposed to write back to $r6
116      Rd_data <= (8 => '1', 4 downto 0 => '1', others => '0');
117      wait for 20 ns;
118
119      WR_en <= '1';
120      R1_addr <= "00100";
121      R2_addr <= "00110"; -- supposed to spit out what's written in
122      R3_addr <= "00101";
123      Rd_addr <= "00110"; -- supposed to write back to $r6
124      Rd_data <= (7 => '1', 4 downto 0 => '1', others => '0');
125      wait for 20 ns;
126
127      WR_en <= '1';
128      R1_addr <= "00100";
129      R2_addr <= "00110"; -- supposed to spit out what's written in
130      R3_addr <= "10101";
131      Rd_addr <= "10101"; -- supposed to write back to $r6
132      Rd_data <= (100 => '1', 4 downto 0 => '1', others => '0');
133      wait for 20 ns;
134
135      finish;
136      end process;
137 end Behavioral;
```

## **IF\_EXRegister.vhd**

```
1 -----  
2 -- Company: Stony Brook University - ESE 345 Computer Architecture  
3 -- Engineers: Kyle Han and Summer Wang  
4 --  
5 -- Create Date: 11/30/2023 2:33:21 PM  
6 -- Design Name:  
7 -- Module Name: IF/EX Register - Behavioral  
8 -- Project Name:  
9 -- Target Devices:  
10 -- Tool Versions:  
11 -- Description:  
12 --  
13 -- Dependencies:  
14 --  
15 -- Revision:  
16 -- Revision 0.01 - File Created  
17 -- Additional Comments:  
18 --  
19 -----  
-----  
20  
21  
22 library IEEE;  
23 library std;  
24 use IEEE.STD_LOGIC_1164.ALL;  
25 use std.textio.all;  
26 use IEEE.NUMERIC_STD.ALL;  
27 use work.all;  
28  
29 entity if_exRegister is  
30     Port(  
31         --Inputs  
32         clk: in std_logic;  
33         instruction: in std_logic_vector(24 downto 0);  
34         r3DataIn: in std_logic_vector(127 downto 0);  
35         r2DataIn: in std_logic_vector(127 downto 0);  
36         r1DataIn: in std_logic_vector(127 downto 0);  
37         rs3AddressIn: in std_logic_vector(4 downto 0);  
38         rs2AddressIn: in std_logic_vector(4 downto 0);  
39         rs1AddressIn: in std_logic_vector(4 downto 0);  
40         rdAddressIn: in std_logic_vector(4 downto 0);  
41  
42         --Outputs  
43         instructionOut: out std_logic_vector(24 downto 0);  
44         rs3AddressOut: out std_logic_vector(4 downto 0);  
45         rs2AddressOut: out std_logic_vector(4 downto 0);  
46         rs1AddressOut: out std_logic_vector(4 downto 0);  
47         rdAddressOut: out std_logic_vector(4 downto 0);  
48  
49         r3DataOut: out std_logic_vector(127 downto 0);  
50         r2DataOut: out std_logic_vector(127 downto 0);  
51  
52  
53  
54  
55
```

```
56     r1DataOut: out std_logic_vector(127 downto 0)
57   );
58 end if_exRegister;
59
60
61
62 architecture behavioral of if_exRegister is
63
64 begin
65   process(clk)
66   begin
67     if(rising_edge(clk)) then
68       --On a rising clock edge, we want to see the asynchronous data
69       --sent out. So whatever is in instruction is split
70       instructionOut <= instruction;
71
72       rs3AddressOut <= rs3AddressIn;
73       rs2AddressOut <= rs2AddressIn;
74       rs1AddressOut <= rs1AddressIn;
75       rdAddressOut <= rdAddressIn;
76
77       r3DataOut <= r3DataIn;
78       r2DataOut <= r2DataIn;
79       r1DataOut <= r1DataIn;
80     end if;
81   end process;
82
83 end behavioral;
```

## **forwardingUnit.vhd**

```

1  -----
2  -- Company: Stony Brook University - ESE 345 Computer Architecture
3  -- Engineers: Kyle Han and Summer Wang
4  --
5  -- Create Date: 11/30/2023 11:24:21 PM
6  -- Design Name:
7  -- Module Name: Forwarding Unit - Behavioral
8  -- Project Name:
9  -- Target Devices:
10 -- Tool Versions:
11 -- Description:
12 --
13 -- Dependencies:
14 --
15 -- Revision:
16 -- Revision 0.01 - File Created
17 -- Additional Comments:
18 --
19 -----
20
21 library IEEE;
22 library std;
23 use IEEE.STD_LOGIC_1164.ALL;
24 use std.textio.all;
25 use IEEE.NUMERIC_STD.ALL;
26
27 entity fwdUnit is
28     Port(
29         --Inputs
30         --The instruction currently being written back
31         wbInstruction: in std_logic_vector(24 downto 0);
32         --The instruction in the execution stage
33         exInstruction: in std_logic_vector(24 downto 0);
34
35         r3DataIn: in std_logic_vector(127 downto 0);
36         r2DataIn: in std_logic_vector(127 downto 0);
37         r1DataIn: in std_logic_vector(127 downto 0);
38
39         --Data from the output of the wb register file
40         wbData: in std_logic_vector(127 downto 0);
41
42         --Addresses of R3-R1 of the execute stage
43         exR3Address: in std_logic_vector(4 downto 0);
44         exR2Address: in std_logic_vector(4 downto 0);
45         exR1Address: in std_logic_vector(4 downto 0);
46         exRdAddress: in std_logic_vector(4 downto 0);
47
48         --Address of Rd of the execute stage
49         wbRdAddress: in std_logic_vector(4 downto 0);
50
51
52         --Outputs
53         r3DataOut: out std_logic_vector(127 downto 0);
54         r2DataOut: out std_logic_vector(127 downto 0);
55         r1DataOut: out std_logic_vector(127 downto 0)

```

```

56      );
57  end fwdUnit;
58
59  architecture behavioral of fwdUnit is
60  begin
61      --For some reason, sensitivity list doesn't work with all
62      --Originally, I used wbInstruction and exInstruction as a part of the
63      --sensitivity list.
64      forward: process(r3DataIn, r2DataIn, r1DataIn, wbData, exR3Address,
65      exR2Address, exR1Address, exRdAddress, wbRdAddress)
66      begin
67          --By default, route the data right through.
68          r3DataOut <= r3DataIn;
69          r2DataOut <= r2DataIn;
70          r1DataOut <= r1DataIn;
71
72          --If the execute instruction is a nop, just forward the data
73          --through
74          --There is no wbRd, so there's nothing to check.
75          if (wbInstruction(24 downto 23) = "11" and wbInstruction(18 downto
76          15) = "0000") then
77              --Do nothing, just let the data forward through
78
79          --If the ex opcode is a load imm, we'll compare wbRd to garbage
80          --addresses.
81          --No data gets forwarded
82          elsif (exInstruction(24) = '0') then
83              --However, if wb instruction is load imm, and ex is also li with
84              --same rd, we have a hazard.
85              if (exRdAddress = wbRdAddress) then
86                  r1DataOut <= wbData;
87              end if;
88          else
89              --Handling any instruction into r3/r4
90              --If wb rd = ex rs1, data hazard
91              if (wbRdAddress = exR1Address) then
92                  r1DataOut <= wbData;
93              end if;
94
95              --If wb rd = ex rs2, data hazard
96              if (wbRdAddress = exR2Address) then
97                  r2DataOut <= wbData;
98              end if;
99
100         end if;
101     end process;
102
103 end behavioral;

```

**forwardingUnit\_tb.vhd**

```
1 -----  
2 -- Company: Stony Brook University - ESE 345 Computer Architecture  
3 -- Engineers: Kyle Han and Summer Wang  
4 --  
5 -- Create Date: 12/2/2023 2:47:21 AM  
6 -- Design Name:  
7 -- Module Name: forwardingUnit_TB - Behavioral  
8 -- Project Name:  
9 -- Target Devices:  
10 -- Tool Versions:  
11 -- Description:  
12 --  
13 -- Dependencies:  
14 --  
15 -- Revision:  
16 -- Revision 0.01 - File Created  
17 -- Additional Comments:  
18 --  
19 -----  
-----  
20  
21 library IEEE;  
22 library std;  
23 use IEEE.STD_LOGIC_1164.ALL;  
24 use std.textio.all;  
25 use IEEE.NUMERIC_STD.ALL;  
26 use work.all;  
27 use std.env.finish;  
28  
29 entity forwardingUnit_tb is  
30 end forwardingUnit_tb;  
31  
32 architecture behavioral of forwardingUnit_tb is  
33     signal ex_wb_instruction: std_logic_vector(24 downto 0);  
34     signal ex_wb_rdData: std_logic_vector(127 downto 0);  
35     signal ex_wb_rdAddress: std_logic_vector(4 downto 0);  
36  
37     signal if_ex_Instruction: std_logic_vector(24 downto 0);  
38  
39     signal if_ex_rs3Address, if_ex_rs2Address, if_ex_rs1Address,  
40     if_ex_rdAddress: std_logic_vector(4 downto 0);  
41     signal if_ex_rs3Data, if_ex_rs2Data, if_ex_rs1Data: std_logic_vector(  
127 downto 0);  
42  
43     signal fwdR3Data: std_logic_vector(127 downto 0);  
44     signal fwdR2Data: std_logic_vector(127 downto 0);  
45     signal fwdR1Data: std_logic_vector(127 downto 0);  
46 begin  
47     UUT: entity fwdUnit  
        port map(wbInstruction => ex_wb_instruction,  
                  exInstruction => if_ex_Instruction,  
                  r3DataIn => if_ex_rs3Data,  
                  r2DataIn => if_ex_rs2Data,  
                  r1DataIn => if_ex_rs1Data,
```

```
54      wbData => ex_wb_rdData,
55
56      exR3Address => if_ex_rs3Address,
57      exR2Address => if_ex_rs2Address,
58      exR1Address => if_ex_rs1Address,
59      exRdAddress => if_ex_rdAddress,
60
61      wbRdAddress => ex_wb_rdAddress,
62
63      --Outputs from the mux
64      r3Data0ut => fwdR3Data,
65      r2Data0ut => fwdR2Data,
66      r1Data0ut => fwdR1Data
67      );
68
69      testing: process
70      begin
71
72          --1st instruction (in Wb unit) is nop
73          --2nd instruction (in ex unit) is au
74          ex_wb_instruction <= "11000000000000000000000000000000";
75          if_ex_Instruction <= "11000000100000100000000010";
76
77          if_ex_rs3Data <= X"10000000000000000000000000000000";
78          if_ex_rs2Data <= X"F000000000F404000000000123F4240";
79          if_ex_rs1Data <= X"F000000000F404000000000123F4240";
80          wait for 10ns;
81
82          std.env.finish;
83      end process;
84  end behavioral;
```

### **alu.vhd**

This code can be found in the previous report.

### **alu\_tb.vhd**

This code can be found in the previous report.

## **EX\_WBRegister.vhd**

```
1 -----  
2 -- Company: Stony Brook University - ESE 345 Computer Architecture  
3 -- Engineers: Kyle Han and Summer Wang  
4 --  
5 -- Create Date: 11/30/2023 2:33:21 PM  
6 -- Design Name:  
7 -- Module Name: EX/WB Register - Behavioral  
8 -- Project Name:  
9 -- Target Devices:  
10 -- Tool Versions:  
11 -- Description:  
12 --  
13 -- Dependencies:  
14 --  
15 -- Revision:  
16 -- Revision 0.01 - File Created  
17 -- Additional Comments:  
18 --  
19 -----  
-----  
20  
21  
22 library IEEE;  
23 library std;  
24 use IEEE.STD_LOGIC_1164.ALL;  
25 use std.textio.all;  
26 use IEEE.NUMERIC_STD.ALL;  
27 use work.all;  
28  
29 entity ex_wbRegister is  
30     Port(  
31         --Inputs  
32         clk: in std_logic;  
33         instruction: in std_logic_vector(24 downto 0);  
34         rdDataIn: in std_logic_vector(127 downto 0);  
35         rdAddressIn: in std_logic_vector(4 downto 0);  
36  
37         --Outputs  
38         instructionOut: out std_logic_vector(24 downto 0);  
39         rdDataOut: out std_logic_vector(127 downto 0);  
40         rdAddressOut: out std_logic_vector(4 downto 0)  
41     );  
42 end ex_wbRegister;  
43  
44  
45  
46  
47  
48  
49  
50  
51 architecture behavioral of ex_wbRegister is  
52 begin  
53 begin  
54     process(clk)  
55     begin
```

```
56      if(rising_edge(clk)) then
57          --On a rising clock edge, we want to see the asynchronous data
58          --sent out. So whatever is in instruction is split
59          instructionOut <= instruction;
60          rdAddressOut <= rdAddressIn;
61          rdDataOut <= rdDataIn;
62      end if;
63  end process;
64
65
66 end behavioral;
67
```

## **writeBackUnit.vhd**

```

1  -----
2  -- Company: Stony Brook University - ESE 345 Computer Architecture
3  -- Engineers: Kyle Han and Summer Wang
4  --
5  -- Create Date: 11/30/2023 2:33:21 PM
6  -- Design Name:
7  -- Module Name: Write Back Unit - Behavioral
8  -- Project Name:
9  -- Target Devices:
10 -- Tool Versions:
11 -- Description:
12 --
13 -- Dependencies:
14 --
15 -- Revision:
16 -- Revision 0.01 - File Created
17 -- Additional Comments:
18 --
19 -----
20
21 library IEEE;
22 library std;
23 use IEEE.STD_LOGIC_1164.ALL;
24 use std.textio.all;
25 use IEEE.NUMERIC_STD.ALL;
26 use work.all;
27
28 entity writeBackUnit is
29     Port(
30         --Inputs
31         instruction: in std_logic_vector(24 downto 0);
32         rdDataIn: in std_logic_vector(127 downto 0);
33         rdAddressIn: in std_logic_vector(4 downto 0);
34
35         --Outputs
36         writeEn: out std_logic;
37         rdDataOut: out std_logic_vector(127 downto 0);
38         rdAddressOut: out std_logic_vector(4 downto 0)
39     );
40 end writeBackUnit;
41
42
43 architecture behavioral of writeBackUnit is
44 begin
45     rdDataOut <= rdDataIn;
46     rdAddressOut <= rdAddressIn;
47
48     --Write enable is 0 when the instruction is NOP
49     writeEn <= '0' when (instruction(24 downto 23) = "11" and instruction(
50     18 downto 15) = "0000") else '1';
51 end behavioral;

```

## **writeBackUnit\_tb.vhd**

```
1 -----  
2 -- Company: Stony Brook University - ESE 345 Computer Architecture  
3 -- Engineers: Kyle Han and Summer Wang  
4 --  
5 -- Create Date: 11/30/2023 9:57:21 PM  
6 -- Design Name:  
7 -- Module Name: instructionBuffer_TB - Behavioral  
8 -- Project Name:  
9 -- Target Devices:  
10 -- Tool Versions:  
11 -- Description:  
12 --  
13 -- Dependencies:  
14 --  
15 -- Revision:  
16 -- Revision 0.01 - File Created  
17 -- Additional Comments:  
18 --  
19 -----  
20  
21 library IEEE;  
22 library std;  
23 use IEEE.STD_LOGIC_1164.ALL;  
24 use std.textio.all;  
25 use IEEE.NUMERIC_STD.ALL;  
26 use work.all;  
27 use std.env.finish;  
28  
29 entity writeBackUnit_tb is  
30 end writeBackUnit_tb;  
32  
33 architecture behavioral of writeBackUnit_tb is  
34     signal instruction: std_logic_vector(24 downto 0);  
35  
36     signal rdData: std_logic_vector(127 downto 0);  
37     signal rdAddress: std_logic_vector(4 downto 0);  
38 begin  
39     UUT: entity writeBackUnit  
          port map(instruction => instruction,  
41             rdDataIn => rdData,  
42             rdAddressIn => rdAddress);  
43     testing: process  
44     begin  
45         --WriteEn should be 0  
46         instruction <= "11000000000000000000000000000000";  
48         rdAddress <= std_logic_vector(to_unsigned(31, 5));  
49         rdData <= (100 downto 80 => '1', others => '0');  
50         wait for 10ns;  
51  
52         --WriteEn should be 1 for the rest of these  
53         instruction <= "10000000000000000000000000000000";  
54         rdAddress <= std_logic_vector(to_unsigned(5, 5));  
55         rdData <= (127 downto 80 => '1', others => '0');
```

```
56         wait for 10ns;
57
58         instruction <= "11000011000000000000000000";
59         rdAddress <= std_logic_vector(to_unsigned(12, 5));
60         rdData <= (60 downto 20 => '1', others => '0');
61         wait for 10ns;
62
63         --WriteEn should be 0
64         instruction <= "11111100000000000000000000";
65         rdAddress <= std_logic_vector(to_unsigned(31, 5));
66         rdData <= (100 downto 80 => '1', others => '0');
67         wait for 10ns;
68
69         --WriteEn should be 1
70         instruction <= "11111100010000000000000000";
71         rdAddress <= std_logic_vector(to_unsigned(31, 5));
72         rdData <= (100 downto 80 => '1', others => '0');
73         wait for 10ns;
74         std.env.finish;
75     end process;
76 end behavioral;
```

**resultFile.txt**

```

1
2
3
4
5
6
7
8 =====
9   Cycle 0
10 =====
11
12   STAGE 1 - FETCH      STAGE 2 - DECODE      STAGE 3 - EXECUTE      STAGE 4 - WRITEBACK
13
14   instruction: XXXXXXXX
15   opcode: XXXXXXXX
16   R[00]: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
17   R[00]: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
18   R[00]: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
19
20   R[RS] = RS DATA      M = MUX INPUT DATA    FD = FORWARD DATA     A = ALU INPUT DATA    AO = ALU OUTPUT      WE = WRITE ENABLE    RD = WRITE DESTINATION    R[RD] = WRITE DATA
21
22
23
24 =====
25   Cycle 1
26 =====
27
28   STAGE 1 - FETCH      STAGE 2 - DECODE      STAGE 3 - EXECUTE      STAGE 4 - WRITEBACK
29
30   instruction: 02ACF03
31   opcode: XXXXXXXX
32   R[00]: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
33   R[00]: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
34   R[00]: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
35
36   R[RS] = RS DATA      M = MUX INPUT DATA    FD = FORWARD DATA     A = ALU INPUT DATA    AO = ALU OUTPUT      WE = WRITE ENABLE    RD = WRITE DESTINATION    R[RD] = WRITE DATA
37
38
39
40 =====
41   Cycle 2
42 =====
43
44   STAGE 1 - FETCH      STAGE 2 - DECODE      STAGE 3 - EXECUTE      STAGE 4 - WRITEBACK
45
46   instruction: 1830063
47   opcode: 02ACF03
48   R[24]: 00000000000000000000000000000000
49   R[19]: 00000000000000000000000000000000
50   R[21]: 00000000000000000000000000000000
51
52   R[RS] = RS DATA      M = MUX INPUT DATA    FD = FORWARD DATA     A = ALU INPUT DATA    AO = ALU OUTPUT      WE = WRITE ENABLE    RD = WRITE DESTINATION    R[RD] = WRITE DATA
53
54
55
56 =====
57   Cycle 3
58 =====
59
60   STAGE 1 - FETCH      STAGE 2 - DECODE      STAGE 3 - EXECUTE      STAGE 4 - WRITEBACK
61
62   instruction: 0CF0242
63   opcode: 1830063
64   R[03]: 00000000000000000000000000000000
65   R[00]: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
66   R[06]: 00000000000000000000000000000000
67
68   R[RS] = RS DATA      M = MUX INPUT DATA    FD = FORWARD DATA     A = ALU INPUT DATA    AO = ALU OUTPUT      WE = WRITE ENABLE    RD = WRITE DESTINATION    R[RD] = WRITE DATA
69
70
71
72 =====
73   Cycle 4
74 =====
75
76   STAGE 1 - FETCH      STAGE 2 - DECODE      STAGE 3 - EXECUTE      STAGE 4 - WRITEBACK
77
78   instruction: 0E24681
79   opcode: 0CF0242
80   R[18]: 00000000000000000000000000000000
81   R[00]: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
82   R[30]: 00000000000000000000000000000000
83
84   R[RS] = RS DATA      M = MUX INPUT DATA    FD = FORWARD DATA     A = ALU INPUT DATA    AO = ALU OUTPUT      WE = WRITE ENABLE    RD = WRITE DESTINATION    R[RD] = WRITE DATA
85
86
87
88 =====
89   Cycle 5
90 =====
91
92   STAGE 1 - FETCH      STAGE 2 - DECODE      STAGE 3 - EXECUTE      STAGE 4 - WRITEBACK
93
94   instruction: 0CACF01
95   opcode: 0E24681
96   R[20]: 00000000000000000000000000000000
97   R[17]: 00000000000000000000000000000000
98   R[04]: 00000000000000000000000000000000
99
100  R[RS] = RS DATA      M = MUX INPUT DATA    FD = FORWARD DATA     A = ALU INPUT DATA    AO = ALU OUTPUT      WE = WRITE ENABLE    RD = WRITE DESTINATION    R[RD] = WRITE DATA
101
```

```

102
103
104 =====
105     Cycle 6
106 =====
107
108     STAGE 1 - FETCH      STAGE 2 - DECODE      STAGE 3 - EXECUTE      STAGE 4 - WRITEBACK
109
110 instruction: 1018820    opcode: 0CACF01      function: 0E24681
111 R[24]: 00000000000000000000000000000000 || M1: 00000000000000000000000000000000 || A1: 00000000000000000000000000000000 || field: 0CF0242
112 R[19]: 00000000000000000000000000000000 || M2: 00000000000000000000000000000000 || A2: 00000000000000000000000000000000 || WE: 1
113 R[21]: 00000000000000000000000000000000 || M3: 00000000000000000000000000000000 || A3: 00000000000000000000000000000000 || RD: 02
114
115 =====
116 R[RS] = RS DATA      M = MUX INPUT DATA      FD = FORWARD DATA      A = ALU INPUT DATA      AO = ALU OUTPUT      WE = WRITE ENABLE      RD = WRITE DESTINATION      R[RD] = WRITE DATA
117
118
119
120 =====
121     Cycle 7
122 =====
123
124     STAGE 1 - FETCH      STAGE 2 - DECODE      STAGE 3 - EXECUTE      STAGE 4 - WRITEBACK
125
126 instruction: 0FE0001    opcode: 1018820      function: 0CACF01
127 R[01]: 12340000000000000000000000000000 || M1: 00000000000000000000000000000000 || A1: 12340000000000000000000000000000 || field: 0E24681
128 R[02]: 00007812000000000000000000000000 || M2: 00000000000000000000000000000000 || A2: 00000000000000000000000000000000 || WE: 1
129 R[03]: 56780000567800005678000056780000 || M3: 00000000000000000000000000000000 || A3: 00000000000000000000000000000000 || RD: 01
130
131 =====
132 R[RS] = RS DATA      M = MUX INPUT DATA      FD = FORWARD DATA      A = ALU INPUT DATA      AO = ALU OUTPUT      WE = WRITE ENABLE      RD = WRITE DESTINATION      R[RD] = WRITE DATA
133
134
135
136 =====
137     Cycle 8
138 =====
139
140     STAGE 1 - FETCH      STAGE 2 - DECODE      STAGE 3 - EXECUTE      STAGE 4 - WRITEBACK
141
142 instruction: 0CACF01    opcode: 0FE0001      function: 1018820
143 R[00]: 12345678000000000000000000000000 || M1: 12340000000000000000000000000000 || A1: 12345678000000000000000000000000 || field: 0CACF01
144 R[00]: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX || M2: 00007812000000000000000000000000 || A2: 00007812000000000000000000000000 || WE: 1
145 R[28]: 00000000000000000000000000000000 || M3: 56780000567800005678000056780000 || A3: 56780000567800005678000056780000 || RD: 01
146
147 =====
148 R[RS] = RS DATA      M = MUX INPUT DATA      FD = FORWARD DATA      A = ALU INPUT DATA      AO = ALU OUTPUT      WE = WRITE ENABLE      RD = WRITE DESTINATION      R[RD] = WRITE DATA
149
150
151
152 =====
153     Cycle 9
154 =====
155
156     STAGE 1 - FETCH      STAGE 2 - DECODE      STAGE 3 - EXECUTE      STAGE 4 - WRITEBACK
157
158 instruction: 0A001E1    opcode: 0CACF01      function: 0FE0001
159 R[24]: 12345678000000000000000000000000 || M1: 12345678000000000000000000000000 || A1: 12345678000000000000000000000000 || field: 1018820
160 R[19]: 00000000000000000000000000000000 || M2: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX || A2: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX || WE: 1
161 R[21]: 00000000000000000000000000000000 || M3: 00000000000000000000000000000000 || A3: 00000000000000000000000000000000 || RD: 00
162
163 =====
164 R[RS] = RS DATA      M = MUX INPUT DATA      FD = FORWARD DATA      A = ALU INPUT DATA      AO = ALU OUTPUT      WE = WRITE ENABLE      RD = WRITE DESTINATION      R[RD] = WRITE DATA
165
166
167
168 =====
169     Cycle 10
170 =====
171
172     STAGE 1 - FETCH      STAGE 2 - DECODE      STAGE 3 - EXECUTE      STAGE 4 - WRITEBACK
173
174 instruction: 0880801    opcode: 0A001E1      function: 0CACF01
175 R[15]: F0005678000000000000000000000000 || M1: 12345678000000000000000000000000 || A1: F00056780000000000000000000000000 || field: 0FE0001
176 R[00]: 12345678000000000000000000000000 || M2: 00000000000000000000000000000000 || A2: 00000000000000000000000000000000 || WE: 1
177 R[00]: 12345678000000000000000000000000 || M3: 00000000000000000000000000000000 || A3: 00000000000000000000000000000000 || RD: 01
178
179 =====
180 R[RS] = RS DATA      M = MUX INPUT DATA      FD = FORWARD DATA      A = ALU INPUT DATA      AO = ALU OUTPUT      WE = WRITE ENABLE      RD = WRITE DESTINATION      R[RD] = WRITE DATA
181
182
183
184 =====
185     Cycle 11
186 =====
187
188     STAGE 1 - FETCH      STAGE 2 - DECODE      STAGE 3 - EXECUTE      STAGE 4 - WRITEBACK
189
190 instruction: 07FD681    opcode: 0880801      function: 0A001E1
191 R[00]: F0005678000000000000000000000000 || M1: F00056780000000000000000000000000 || A1: F00056780000000000000000000000000 || field: 0CACF01
192 R[02]: 00007812000000000000000000000000 || M2: 12345678000000000000000000000000 || A2: 12345678000000000000000000000000 || WE: 1
193 R[16]: 00000000000000000000000000000000 || M3: 12345678000000000000000000000000 || A3: 12345678000000000000000000000000 || RD: 01
194
195 =====
196 R[RS] = RS DATA      M = MUX INPUT DATA      FD = FORWARD DATA      A = ALU INPUT DATA      AO = ALU OUTPUT      WE = WRITE ENABLE      RD = WRITE DESTINATION      R[RD] = WRITE DATA
197
198
199
200 =====
201     Cycle 12
202 =====

```

STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK				
instruction: 0400001	opcode: 07FD681 R[20]: F0005678000F00000000000000000000 R[21]: 00000000000000000000000000000000 R[31]: 00000000000000000000000000000000	function: 0880801 M1: F00056780000000000000000000000000    A1: F0005678000F00000000000000000000 M2: 0000781200000000000000000000000000    A2: 00007812000000000000000000000000 M3: 00000000000000000000000000000000    A3: 00000000000000000000000000000000 FD: F0005678000F00000000000000000000    AO: F0005678000F404000000000000000000	field: 0A001E1 WE: 1 RD: 01 R[01]: F0005678000F00000000000000000000				
R[RS] = RS DATA	M = MUX INPUT DATA	FD = FORWARD DATA	A = ALU INPUT DATA	AO = ALU OUTPUT	WE = WRITE ENABLE	RD = WRITE DESTINATION	R[RD] = WRITE DATA
=====							
Cycle 13							
=====							
STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK				
instruction: 02001E1	opcode: 0400001 R[00]: F0005678000F4040000000000000000 R[00]: 12345678000000000000000000000000 R[00]: 12345678000000000000000000000000	function: 07FD681 M1: F0005678000F00000000000000000000    A1: F0005678000F4040000000000000000 M2: 00000000000000000000000000000000    A2: 00000000000000000000000000000000 M3: 00000000000000000000000000000000    A3: 00000000000000000000000000000000 FD: F0005678000F404000000000000000000    AO: F0005678000F4040FEB40000000000000	field: 0880801 WE: 1 RD: 01 R[01]: F0005678000F4040FEB40000000000000				
R[RS] = RS DATA	M = MUX INPUT DATA	FD = FORWARD DATA	A = ALU INPUT DATA	AO = ALU OUTPUT	WE = WRITE ENABLE	RD = WRITE DESTINATION	R[RD] = WRITE DATA
=====							
Cycle 14							
=====							
STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK				
instruction: 0084801	opcode: 02001E1 R[15]: F0005678000F4040FEB4000000000000 R[00]: 12345678000000000000000000000000 R[00]: 12345678000000000000000000000000	function: 0400001 M1: F0005678000F4040FEB40000000000000    A1: F0005678000F4040FEB400000000000 M2: 12345678000000000000000000000000    A2: 12345678000000000000000000000000 M3: 12345678000000000000000000000000    A3: 12345678000000000000000000000000 FD: F0005678000F4040FEB40000000000000    AO: F0005678000F4040FEB4000000000000	field: 07FD681 WE: 1 RD: 01 R[01]: F0005678000F4040FEB40000000000000				
R[RS] = RS DATA	M = MUX INPUT DATA	FD = FORWARD DATA	A = ALU INPUT DATA	AO = ALU OUTPUT	WE = WRITE ENABLE	RD = WRITE DESTINATION	R[RD] = WRITE DATA
=====							
Cycle 15							
=====							
STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK				
instruction: 1818022	opcode: 0084801 R[00]: F0005678000F4040FEB400000000000 R[18]: 00000000000000000000000000000000 R[16]: 00000000000000000000000000000000	function: 02001E1 M1: F0005678000F4040FEB40000000000000    A1: F0005678000F4040FEB400000000000 M2: 12345678000000000000000000000000    A2: 12345678000000000000000000000000 M3: 12345678000000000000000000000000    A3: 12345678000000000000000000000000 FD: F0005678000F4040FEB40000000F0000    AO: F0005678000F4040FEB40000000F0000	field: 0400001 WE: 1 RD: 01 R[01]: F0005678000F4040FEB40000000000000				
R[RS] = RS DATA	M = MUX INPUT DATA	FD = FORWARD DATA	A = ALU INPUT DATA	AO = ALU OUTPUT	WE = WRITE ENABLE	RD = WRITE DESTINATION	R[RD] = WRITE DATA
=====							
Cycle 16							
=====							
STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK				
instruction: 1828C24	opcode: 1818022 R[01]: F0005678000F4040FEB40000000F0000 R[00]: 12345678000000000000000000000000 R[03]: 56780000567800005678000056780000	function: 0084801 M1: F0005678000F4040FEB40000000000000    A1: F0005678000F4040FEB40000000F0000 M2: 00000000000000000000000000000000    A2: 00000000000000000000000000000000 M3: 00000000000000000000000000000000    A3: 00000000000000000000000000000000 FD: F0005678000F4040FEB40000000F0000    AO: F0005678000F4040FEB40000000F4240	field: 02001E1 WE: 1 RD: 01 R[01]: F0005678000F4040FEB40000000000000				
R[RS] = RS DATA	M = MUX INPUT DATA	FD = FORWARD DATA	A = ALU INPUT DATA	AO = ALU OUTPUT	WE = WRITE ENABLE	RD = WRITE DESTINATION	R[RD] = WRITE DATA
=====							
Cycle 17							
=====							
STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK				
instruction: 1858485	opcode: 1828C24 R[01]: F0005678000F4040FEB40000000F4240 R[03]: 56780000567800005678000056780000 R[05]: 00000000000000000000000000000000	function: 1818022 M1: F0005678000F4040FEB40000000F0000    A1: F0005678000F4040FEB40000000F4240 M2: 12345678000000000000000000000000    A2: 12345678000000000000000000000000 M3: 56780000567800005678000056780000    A3: 56780000567800005678000056780000 FD: F0005678000F4040FEB40000000F4240    AO: 00040008004002000B00000040003	field: 0084801 WE: 1 RD: 01 R[01]: F0005678000F4040FEB40000000000000				
R[RS] = RS DATA	M = MUX INPUT DATA	FD = FORWARD DATA	A = ALU INPUT DATA	AO = ALU OUTPUT	WE = WRITE ENABLE	RD = WRITE DESTINATION	R[RD] = WRITE DATA
=====							
Cycle 18							
=====							
STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK				
instruction: 18600A6	opcode: 1858485 R[04]: 00000000000000000000000000000000	function: 1828C24 M1: F0005678000F4040FEB40000000F4240    A1: F0005678000F4040FEB40000000F4240	field: 1818022 WE: 1				

```

304 || R[01]: F0005678000F4040FEB40000000F4240 || M2: 56780000567800005678000056780000 || A2: 56780000567800005678000056780000 || RD: 02
305 || R[11]: 0000000000000000000000000000000000000000000000000000000000000000 || A3: 0000000000000000000000000000000000000000000000000000000000000000 || RI[02]: 000400080040002000B000000040003
306 || FD: 000400080040002000B000000040003 || AO: F6785678567F4040FEBFC000567F4240
307 || =====
308     R[RS] = RS DATA      M = MUX INPUT DATA      FD = FORWARD DATA      A = ALU INPUT DATA      AO = ALU OUTPUT      WE = WRITE ENABLE      RD = WRITE DESTINATION      R[RD] = WRITE DATA
309
310
311
312 =====
313     Cycle 19
314 =====
315
316     STAGE 1 - FETCH      STAGE 2 - DECODE      STAGE 3 - EXECUTE      STAGE 4 - WRITEBACK
317
318     instruction: 18594C7    opcode: 18600A6    function: 1858485
319     R[05]: 0000000000000000000000000000000000000000000000000000000000000000 || M1: 0000000000000000000000000000000000000000000000000000000000000000 || A1: F6785678567F4040FEBFC000567F4240 || field: 1828C24
320     R[00]: 1234567800000000000000000000000000000000000000000000000000000000 || M2: F0005678000F4040FEB4000000F4240 || A2: F0005678000F4040FEB4000000F4240 || WE: 1
321     R[12]: 0000000000000000000000000000000000000000000000000000000000000000 || M3: 0000000000000000000000000000000000000000000000000000000000000000 || A3: 0000000000000000000000000000000000000000000000000000000000000000 || RD: 04
322     FD: F6785678567F4040FEBFC000567F4240 || AO: F0005678000F4040FEB4000000F4240 || R[04]: F6785678567F4040FEBFC000567F4240
323
324     R[RS] = RS DATA      M = MUX INPUT DATA      FD = FORWARD DATA      A = ALU INPUT DATA      AO = ALU OUTPUT      WE = WRITE ENABLE      RD = WRITE DESTINATION      R[RD] = WRITE DATA
325
326
327
328 =====
329     Cycle 20
330 =====
331
332     STAGE 1 - FETCH      STAGE 2 - DECODE      STAGE 3 - EXECUTE      STAGE 4 - WRITEBACK
333
334     instruction: 18394C7    opcode: 18594C7    function: 18600A6
335     R[06]: 0000000000000000000000000000000000000000000000000000000000000000 || M1: 0000000000000000000000000000000000000000000000000000000000000000 || A1: F0005678000F4040FEB4000000F4240 || field: 1858485
336     R[05]: F0005678000F4040FEB4000000F4240 || M2: 1234567800000000000000000000000000000000000000000000000000000000 || A2: 1234567800000000000000000000000000000000000000000000000000000000 || RD: 05
337     R[11]: 0000000000000000000000000000000000000000000000000000000000000000 || M3: 0000000000000000000000000000000000000000000000000000000000000000 || A3: 0000000000000000000000000000000000000000000000000000000000000000 || R[05]: F0005678000F4040FEB4000000F4240
338     FD: F0005678000F4040FEB4000000F4240 || AO: OFFFA987FFF0BF014BFFFFFFF0BDBF
339
340     R[RS] = RS DATA      M = MUX INPUT DATA      FD = FORWARD DATA      A = ALU INPUT DATA      AO = ALU OUTPUT      WE = WRITE ENABLE      RD = WRITE DESTINATION      R[RD] = WRITE DATA
341
342
343
344 =====
345     Cycle 21
346 =====
347
348     STAGE 1 - FETCH      STAGE 2 - DECODE      STAGE 3 - EXECUTE      STAGE 4 - WRITEBACK
349
350     instruction: 1800000    opcode: 18394C7    function: 18594C7
351     R[06]: OFFFA987FFF0BF014BFFFFFFF0BDBF || M1: 0000000000000000000000000000000000000000000000000000000000000000 || A1: OFFFA987FFF0BF014BFFFFFFF0BDBF || field: 18600A6
352     R[05]: F0005678000F4040FEB4000000F4240 || M2: F0005678000F4040FEB4000000F4240 || A2: F0005678000F4040FEB4000000F4240 || WE: 1
353     R[07]: 0000000000000000000000000000000000000000000000000000000000000000 || M3: 0000000000000000000000000000000000000000000000000000000000000000 || A3: 0000000000000000000000000000000000000000000000000000000000000000 || RD: 06
354     FD: OFFFA987FFF0BF014BFFFFFFF0BDBF || AO: 0000000000000000000000000000000000000000000000000000000000000000
355
356     R[RS] = RS DATA      M = MUX INPUT DATA      FD = FORWARD DATA      A = ALU INPUT DATA      AO = ALU OUTPUT      WE = WRITE ENABLE      RD = WRITE DESTINATION      R[RD] = WRITE DATA
357
358
359
360 =====
361     Cycle 22
362 =====
363
364     STAGE 1 - FETCH      STAGE 2 - DECODE      STAGE 3 - EXECUTE      STAGE 4 - WRITEBACK
365
366     instruction: 18414C8    opcode: 1800000    function: 18394C7
367     R[00]: 1234567800000000000000000000000000000000000000000000000000000000 || M1: OFFFA987FFF0BF014BFFFFFFF0BDBF || A1: OFFFA987FFF0BF014BFFFFFFF0BDBF || field: 18594C7
368     R[00]: 1234567800000000000000000000000000000000000000000000000000000000 || M2: F0005678000F4040FEB4000000F4240 || A2: F0005678000F4040FEB4000000F4240 || WE: 1
369     R[00]: 1234567800000000000000000000000000000000000000000000000000000000 || M3: 0000000000000000000000000000000000000000000000000000000000000000 || A3: 0000000000000000000000000000000000000000000000000000000000000000 || RD: 07
370     FD: 0000000000000000000000000000000000000000000000000000000000000000 || AO: OFFFA987000F4040014BFFFF000F4240 || R[07]: 0000000000000000000000000000000000000000000000000000000000000000
371
372     R[RS] = RS DATA      M = MUX INPUT DATA      FD = FORWARD DATA      A = ALU INPUT DATA      AO = ALU OUTPUT      WE = WRITE ENABLE      RD = WRITE DESTINATION      R[RD] = WRITE DATA
373
374
375
376 =====
377     Cycle 23
378 =====
379
380     STAGE 1 - FETCH      STAGE 2 - DECODE      STAGE 3 - EXECUTE      STAGE 4 - WRITEBACK
381
382     instruction: 18180C9    opcode: 18414C8    function: 1800000
383     R[06]: OFFFA987FFF0BF014BFFFFFFF0BDBF || M1: 1234567800000000000000000000000000000000000000000000000000000000 || A1: 1234567800000000000000000000000000000000000000000000000000000000 || field: 18394C7
384     R[05]: F0005678000F4040FEB4000000F4240 || M2: 1234567800000000000000000000000000000000000000000000000000000000 || A2: 1234567800000000000000000000000000000000000000000000000000000000 || WE: 1
385     R[08]: 0000000000000000000000000000000000000000000000000000000000000000 || M3: 1234567800000000000000000000000000000000000000000000000000000000 || A3: 1234567800000000000000000000000000000000000000000000000000000000 || RD: 07
386     FD: OFFFA987000F4040014BFFFF000F4240 || AO: 0000000000000000000000000000000000000000000000000000000000000000 || R[07]: OFFFA987000F4040014BFFFF000F4240
387
388     R[RS] = RS DATA      M = MUX INPUT DATA      FD = FORWARD DATA      A = ALU INPUT DATA      AO = ALU OUTPUT      WE = WRITE ENABLE      RD = WRITE DESTINATION      R[RD] = WRITE DATA
389
390
391
392 =====
393     Cycle 24
394 =====
395
396     STAGE 1 - FETCH      STAGE 2 - DECODE      STAGE 3 - EXECUTE      STAGE 4 - WRITEBACK
397
398     instruction: 186A4CA    opcode: 18180C9    function: 18414C8
399     R[06]: OFFFA987FFF0BF014BFFFFFFF0BDBF || M1: OFFFA987FFF0BF014BFFFFFFF0BDBF || A1: OFFFA987FFF0BF014BFFFFFFF0BDBF || field: 1800000
400     R[00]: 1234567800000000000000000000000000000000000000000000000000000000 || M2: F0005678000F4040FEB4000000F4240 || A2: F0005678000F4040FEB4000000F4240 || WE: 0
401     R[03]: 56780000567800005678000056780000 || M3: 0000000000000000000000000000000000000000000000000000000000000000 || A3: 0000000000000000000000000000000000000000000000000000000000000000 || RD: 00
402     FD: 0000000000000000000000000000000000000000000000000000000000000000 || AO: F0005678FFF0BF0FEB40000FFF0BDBF || R[00]: 0000000000000000000000000000000000000000000000000000000000000000
403
404     R[RS] = RS DATA      M = MUX INPUT DATA      FD = FORWARD DATA      A = ALU INPUT DATA      AO = ALU OUTPUT      WE = WRITE ENABLE      RD = WRITE DESTINATION      R[RD] = WRITE DATA

```

```

405
406
407
408 =====
409     Cycle 25
410 =====
411
412     || STAGE 1 - FETCH    || STAGE 2 - DECODE    || STAGE 3 - EXECUTE    || STAGE 4 - WRITEBACK
413     || instruction: 180A4CB || opcode: 186A4CA   || function: 18180C9    || field: 18414C8
414     || R[06]: OFFFA987FFF0BFBF014BFFFFFFF0BDBF || M1: OFFFA987FFF0BFBF014BFFFFFFF0BDBF || A1: OFFFA987FFF0BFBF014BFFFFFFF0BDBF || WE: 1
415     || R[09]: 0000000000000000000000000000000000000000 || M2: 1234567800000000000000000000000000000000 || A2: 1234567800000000000000000000000000000000 || RD: 08
416     || R[13]: 0000000000000000000000000000000000000000 || M3: 56780000567800005678000056780000 || A3: 56780000567800005678000056780000 || R[08]: F0005678FFF0BFBBFE40000FFF0BDBF
417
418     || FD: F0005678FFF0BFBBFE40000FFF0BDBF || AO: 000C0008000C000E00050010000C000D ||
419
420     R[RS] = RS DATA      M = MUX INPUT DATA      FD = FORWARD DATA      A = ALU INPUT DATA      AO = ALU OUTPUT      WE = WRITE ENABLE      RD = WRITE DESTINATION      R[RD] = WRITE DATA
421
422
423
424 =====
425     Cycle 26
426 =====
427
428     || STAGE 1 - FETCH    || STAGE 2 - DECODE    || STAGE 3 - EXECUTE    || STAGE 4 - WRITEBACK
429     || instruction: 00356BF || opcode: 180A4CB   || function: 186A4CA   || field: 18180C9
430     || R[06]: OFFFA987FFF0BFBF014BFFFFFFF0BDBF || M1: OFFFA987FFF0BFBF014BFFFFFFF0BDBF || A1: OFFFA987FFF0BFBF014BFFFFFFF0BDBF || WE: 1
431     || R[09]: 000C0008000C000E00050010000C000D || M2: 00000000000000000000000000000000 || A2: 000C0008000C000E00050010000C000D || RD: 09
432     || R[01]: F0005678000F4040FEB4000000F4240 || M3: 00000000000000000000000000000000 || A3: 00000000000000000000000000000000 || R[09]: 000C0008000C000E00050010000C000D
433
434     || FD: 000C0008000C000E00050010000C000D || AO: 870FFFA9FEFFFFC2FFFF014BEDFFFF85 ||
435
436     R[RS] = RS DATA      M = MUX INPUT DATA      FD = FORWARD DATA      A = ALU INPUT DATA      AO = ALU OUTPUT      WE = WRITE ENABLE      RD = WRITE DESTINATION      R[RD] = WRITE DATA
437
438
439
440 =====
441     Cycle 27
442 =====
443
444     || STAGE 1 - FETCH    || STAGE 2 - DECODE    || STAGE 3 - EXECUTE    || STAGE 4 - WRITEBACK
445     || instruction: 050001F || opcode: 00356BF   || function: 180A4CB   || field: 186A4CA
446     || R[21]: 0000000000000000000000000000000000000000 || M1: OFFFA987FFF0BFBF014BFFFFFFF0BDBF || A1: OFFFA987FFF0BFBF014BFFFFFFF0BDBF || WE: 1
447     || R[21]: 0000000000000000000000000000000000000000 || M2: 000C0008000C000E00050010000C000D || A2: 000C0008000C000E00050010000C000D || RD: 10
448     || R[06]: OFFFA987FFF0BFBF014BFFFFFFF0BDBF || M3: F0005678000F4040FEB4000000F4240 || A3: F0005678000F4040FEB4000000F4240 || R[10]: 870FFFA9FEFFFFC2FFFF014BEDFFFF85
449
450     || FD: 870FFFA9FEFFFFC2FFFF014BEDFFFF85 || AO: 00070054007F005F0000007F007F005E ||
451
452     R[RS] = RS DATA      M = MUX INPUT DATA      FD = FORWARD DATA      A = ALU INPUT DATA      AO = ALU OUTPUT      WE = WRITE ENABLE      RD = WRITE DESTINATION      R[RD] = WRITE DATA
453
454
455
456 =====
457     Cycle 28
458 =====
459
460     || STAGE 1 - FETCH    || STAGE 2 - DECODE    || STAGE 3 - EXECUTE    || STAGE 4 - WRITEBACK
461     || instruction: 08FFFFF || opcode: 050001F   || function: 00356BF   || field: 180A4CB
462     || R[00]: 0000000000000000000000000000000000000000 || M1: 00000000000000000000000000000000 || A1: 00000000000000000000000000000000 || WE: 1
463     || R[00]: 1234567800000000000000000000000000000000 || M2: 00000000000000000000000000000000 || A2: 00000000000000000000000000000000 || RD: 11
464     || R[00]: 1234567800000000000000000000000000000000 || M3: OFFFA987FFF0BFBF014BFFFFFFF0BDBF || A3: OFFFA987FFF0BFBF014BFFFFFFF0BDBF || R[11]: 00070054007F005F0000007F007F005E
465
466     || FD: 00070054007F005F0000007F007F005E || AO: 00000000000000000000000000000001AB5 ||
467
468     R[RS] = RS DATA      M = MUX INPUT DATA      FD = FORWARD DATA      A = ALU INPUT DATA      AO = ALU OUTPUT      WE = WRITE ENABLE      RD = WRITE DESTINATION      R[RD] = WRITE DATA
469
470
471
472 =====
473     Cycle 29
474 =====
475
476     || STAGE 1 - FETCH    || STAGE 2 - DECODE    || STAGE 3 - EXECUTE    || STAGE 4 - WRITEBACK
477     || instruction: 0C000BF || opcode: 08FFFFF   || function: 050001F   || field: 00356BF
478     || R[31]: 000000000000000000000000000001AB5 || M1: 000000000000000000000000000001AB5 || A1: 000000000000000000000000000001AB5 || WE: 1
479     || R[31]: 000000000000000000000000000001AB5 || M2: 123456780000000000000000000001AB5 || A2: 123456780000000000000000000001AB5 || RD: 31
480     || R[31]: 000000000000000000000000000001AB5 || M3: 123456780000000000000000000001AB5 || A3: 123456780000000000000000000001AB5 || R[31]: 000000000000000000000000000001AB5
481
482     || FD: 000000000000000000000000000001AB5 || AO: 000000000000000000000000000001AB5 ||
483
484     R[RS] = RS DATA      M = MUX INPUT DATA      FD = FORWARD DATA      A = ALU INPUT DATA      AO = ALU OUTPUT      WE = WRITE ENABLE      RD = WRITE DESTINATION      R[RD] = WRITE DATA
485
486
487
488 =====
489     Cycle 30
490 =====
491
492     || STAGE 1 - FETCH    || STAGE 2 - DECODE    || STAGE 3 - EXECUTE    || STAGE 4 - WRITEBACK
493     || instruction: 0124C7E || opcode: 0C000BF   || function: 08FFFFF   || field: 050001F
494     || R[05]: 000000000000000000000000000001AB5 || M1: 000000000000000000000000000001AB5 || A1: 000000000000000000000000000001AB5 || WE: 1
495     || R[00]: 123456780000000000000000000001AB5 || M2: 000000000000000000000000000001AB5 || A2: 000000000000000000000000000001AB5 || RD: 31
496     || R[00]: 123456780000000000000000000001AB5 || M3: 000000000000000000000000000001AB5 || A3: 000000000000000000000000000001AB5 || R[31]: 000000000000000000000000000001AB5
497
498     || FD: 000000000000000000000000000001AB5 || AO: 000000000000000000000000000001AB5 ||
499
500     R[RS] = RS DATA      M = MUX INPUT DATA      FD = FORWARD DATA      A = ALU INPUT DATA      AO = ALU OUTPUT      WE = WRITE ENABLE      RD = WRITE DESTINATION      R[RD] = WRITE DATA
501
502
503
504 =====
505     Cycle 31

```

```

506 =====
507
508 | STAGE 1 - FETCH      || STAGE 2 - DECODE        || STAGE 3 - EXECUTE          || STAGE 4 - WRITEBACK       ||
509 | instruction: 050001E || opcode: 0124C7E         || function: 0C000BF          || field: 08FFFF
510 |                   || R[03]: 00000000000000000000000000000000 || M1: 00000000000000000000000000000001AB5 || A1: 0000000000007FFF0000800000001AB5 || WE: 1
511 |                   || R[19]: 00000000000000000000000000000000 || M2: 12345678000000000000000000000000 || A2: 12345678000000000000000000000000 || RD: 31
512 |                   || R[04]: F6785678567F4040FEFC0000567F4240 || M3: 12345678000000000000000000000000 || A3: 12345678000000000000000000000000 || R[31]: 0000000000007FFF0000800000001AB5
513 |
514 | =====
515 | R[RS] = RS DATA     M = MUX INPUT DATA   FD = FORWARD DATA    A = ALU INPUT DATA   AO = ALU OUTPUT     WE = WRITE ENABLE   RD = WRITE DESTINATION  R[RD] = WRITE DATA
516
517
518
519
520 =====
521 Cycle 32
522 =====
523
524 | STAGE 1 - FETCH      || STAGE 2 - DECODE        || STAGE 3 - EXECUTE          || STAGE 4 - WRITEBACK       ||
525 | instruction: 08000BE || opcode: 050001E         || function: 0124C7E          || field: 0C000BF
526 |                   || R[00]: 00000000000000000000000000000000 || M1: 00000000000000000000000000000000 || A1: 00000000000000000000000000000000 || WE: 1
527 |                   || R[00]: 12345678000000000000000000000000 || M2: 00000000000000000000000000000000 || A2: 00000000000000000000000000000000 || RD: 31
528 |                   || R[00]: 12345678000000000000000000000000 || M3: F6785678567F4040FEFC0000567F4240 || A3: F6785678567F4040FEFC0000567F4240 || R[31]: 000000500007FFF0000800000001AB5
529 |
530 | =====
531 | R[RS] = RS DATA     M = MUX INPUT DATA   FD = FORWARD DATA    A = ALU INPUT DATA   AO = ALU OUTPUT     WE = WRITE ENABLE   RD = WRITE DESTINATION  R[RD] = WRITE DATA
532
533
534
535
536 =====
537 Cycle 33
538 =====
539
540 | STAGE 1 - FETCH      || STAGE 2 - DECODE        || STAGE 3 - EXECUTE          || STAGE 4 - WRITEBACK       ||
541 | instruction: 0C000FE || opcode: 08000BE         || function: 050001E          || field: 0124C7E
542 |                   || R[05]: 00000000000000000000000000000000 || M1: 00000000000000000000000000000000 || A1: 00000000000000000000000000000000 || WE: 1
543 |                   || R[00]: 12345678000000000000000000000000 || M2: 12345678000000000000000000000000 || A2: 12345678000000000000000000000000 || RD: 30
544 |                   || R[00]: 12345678000000000000000000000000 || M3: 12345678000000000000000000000000 || A3: 12345678000000000000000000000000 || R[30]: 00000000000000000000000000000000
545 |                   || FD: 00000000000000000000000000000000 || AO: 00000000000000000000000000000000 || R[30]: 00000000000000000000000000000000
546 |
547 | =====
548 | R[RS] = RS DATA     M = MUX INPUT DATA   FD = FORWARD DATA    A = ALU INPUT DATA   AO = ALU OUTPUT     WE = WRITE ENABLE   RD = WRITE DESTINATION  R[RD] = WRITE DATA
549
550
551
552 =====
553 Cycle 34
554 =====
555
556 | STAGE 1 - FETCH      || STAGE 2 - DECODE        || STAGE 3 - EXECUTE          || STAGE 4 - WRITEBACK       ||
557 | instruction: 1827BFD || opcode: 0C000FE         || function: 08000BE          || field: 050001E
558 |                   || R[07]: 00000000000000000000000000000000 || M1: 00000000000000000000000000000000 || A1: 00000000000000000000000000000000 || WE: 1
559 |                   || R[00]: 12345678000000000000000000000000 || M2: 12345678000000000000000000000000 || A2: 12345678000000000000000000000000 || RD: 30
560 |                   || R[00]: 12345678000000000000000000000000 || M3: 12345678000000000000000000000000 || A3: 12345678000000000000000000000000 || R[30]: 00000000000000000000000000000000
561 |                   || FD: 00000000000000000000000000000000 || AO: 00000000000000000000000000000000 || R[30]: 00000000000000000000000000000000
562 |
563 | =====
564 | R[RS] = RS DATA     M = MUX INPUT DATA   FD = FORWARD DATA    A = ALU INPUT DATA   AO = ALU OUTPUT     WE = WRITE ENABLE   RD = WRITE DESTINATION  R[RD] = WRITE DATA
565
566
567
568 =====
569 Cycle 35
570 =====
571
572 | STAGE 1 - FETCH      || STAGE 2 - DECODE        || STAGE 3 - EXECUTE          || STAGE 4 - WRITEBACK       ||
573 | instruction: 0ECA87C || opcode: 1827BFD         || function: 0C000FE          || field: 08000BE
574 |                   || R[31]: 000000500007FFF000080000001AB5 || M1: 00000000000000000000000000000000 || A1: 00000000000000000000000000000000 || WE: 1
575 |                   || R[30]: 00000000000000000000000000000000 || M2: 12345678000000000000000000000000 || A2: 12345678000000000000000000000000 || RD: 30
576 |                   || R[04]: F6785678567F4040FEFC0000567F4240 || M3: 12345678000000000000000000000000 || A3: 12345678000000000000000000000000 || R[30]: 00000000000000000000000000000000
577 |                   || FD: 00000000000000000000000000000000 || AO: 00000000000000000000000000000000 || R[30]: 00000000000000000000000000000000
578 |
579 | =====
580 | R[RS] = RS DATA     M = MUX INPUT DATA   FD = FORWARD DATA    A = ALU INPUT DATA   AO = ALU OUTPUT     WE = WRITE ENABLE   RD = WRITE DESTINATION  R[RD] = WRITE DATA
581
582
583
584 =====
585 Cycle 36
586 =====
587
588 | STAGE 1 - FETCH      || STAGE 2 - DECODE        || STAGE 3 - EXECUTE          || STAGE 4 - WRITEBACK       ||
589 | instruction: 0C4203C || opcode: 0ECA87C         || function: 1827BFD          || field: 0C000FE
590 |                   || R[03]: 00000000000000000000000000000000 || M1: 0000000500007FFF000080000001AB5 || A1: 00000000000000000000000000000001AB5 || WE: 1
591 |                   || R[10]: 870FFFA9FEFFF2FFFF014BEDFFFF85 || M2: 00000000000000000000000000000000 || A2: 00000000000000000000000000000000 || RD: 30
592 |                   || R[25]: 00000000000000000000000000000000 || M3: F6785678567F4040FEFC0000567F4240 || A3: F6785678567F4040FEFC0000567F4240 || R[30]: 00000007000000050000800000009263
593 |                   || FD: 00000000000000000000000000000000 || AO: 00000000000000000000000000000000 || R[30]: 00000007000000050000800000009263
594 |
595 | =====
596 | R[RS] = RS DATA     M = MUX INPUT DATA   FD = FORWARD DATA    A = ALU INPUT DATA   AO = ALU OUTPUT     WE = WRITE ENABLE   RD = WRITE DESTINATION  R[RD] = WRITE DATA
597
598
599
600 =====
601 Cycle 37
602 =====
603
604 | STAGE 1 - FETCH      || STAGE 2 - DECODE        || STAGE 3 - EXECUTE          || STAGE 4 - WRITEBACK       ||
605 | instruction: 06FFFFFF || opcode: 0C4203C         || function: 0ECA87C          || field: 1827BFD
606 |

```

```

607 || R[01]: 00000000000000000000000000000000 || M1: 00000000000000000000000000000000 || A1: 00000000000000000000000000000000 || WE: 1
608 || R[08]: F0005678FFF0BFBFFEB40000FFF0BDBF || M2: 870FFFA9FEFFFFC2FFFF014BEDFFFF85 || A2: 870FFFA9FEFFFFC2FFFF014BEDFFFF85 || RD: 29
609 || R[08]: F0005678FFF0BFBFFEB40000FFF0BDBF || M3: 00000000000000000000000000000000 || A3: 00000000000000000000000000000000 || R[29]: 000000C00007FFF00008000000AD18
610 ||
611 ===== R[RS] = RS DATA      M = MUX INPUT DATA    FD = FORWARD DATA     A = ALU INPUT DATA    AO = ALU OUTPUT      WE = WRITE ENABLE     RD = WRITE DESTINATION   R[RD] = WRITE DATA
612
613
614
615
616 =====
617   Cycle 38
618 =====
619
620   STAGE 1 - FETCH      STAGE 2 - DECODE      STAGE 3 - EXECUTE      STAGE 4 - WRITEBACK
621 =====
622   instruction: 05FFFFC
623   opcode: 06FFFFC      function: 0C4203C
624   R[31]: 65430000000000000000000000000000 || M1: 00000000000000000000000000000000 || A1: 65430000000000000000000000000000 || field: 0ECA87C
625   R[31]: 000000500007FFF000080000001AB5 || M2: F0005678FFF0BFBFFEB40000FFF0BDBF || A2: F0005678FFF0BFBFFEB40000FFF0BDBF || WE: 1
626   R[31]: 000000500007FFF000080000001AB5 || M3: F0005678FFF0BFBFFEB40000FFF0BDBF || A3: F0005678FFF0BFBFFEB40000FFF0BDBF || RD: 28
627   FD: 65430000000000000000000000000000 || AO: 6543210100000000000000000000000000 || R[28]: 65430000000000000000000000000000
628   R[RS] = RS DATA      M = MUX INPUT DATA    FD = FORWARD DATA     A = ALU INPUT DATA    AO = ALU OUTPUT      WE = WRITE ENABLE     RD = WRITE DESTINATION   R[RD] = WRITE DATA
629
630
631
632 =====
633   Cycle 39
634 =====
635
636   STAGE 1 - FETCH      STAGE 2 - DECODE      STAGE 3 - EXECUTE      STAGE 4 - WRITEBACK
637 =====
638   instruction: 020019C
639   opcode: 05FFFFC      function: 06FFFFC
640   R[31]: 65432101000000000000000000000000 || M1: 65430000000000000000000000000000 || A1: 65432101000000000000000000000000 || field: 0C4203C
641   R[31]: 000000500007FFF000080000001AB5 || M2: 000000500007FFF000080000001AB5 || A2: 000000500007FFF000080000001AB5 || WE: 1
642   R[31]: 000000500007FFF000080000001AB5 || M3: 000000500007FFF000080000001AB5 || A3: 000000500007FFF000080000001AB5 || RD: 28
643   FD: 65432101000000000000000000000000 || AO: 65432101000000000000000000000000 || R[28]: 65432101000000000000000000000000
644   R[RS] = RS DATA      M = MUX INPUT DATA    FD = FORWARD DATA     A = ALU INPUT DATA    AO = ALU OUTPUT      WE = WRITE ENABLE     RD = WRITE DESTINATION   R[RD] = WRITE DATA
645
646
647
648 =====
649   Cycle 40
650 =====
651
652   STAGE 1 - FETCH      STAGE 2 - DECODE      STAGE 3 - EXECUTE      STAGE 4 - WRITEBACK
653 =====
654   instruction: 000001C
655   opcode: 020019C      function: 05FFFFC
656   R[12]: 65432101000000007FFF000000000000 || M1: 65432101000000007FFF000000000000 || A1: 65432101000000007FFF000000000000 || field: 06FFFFC
657   R[00]: 12345678000000000000000000000000 || M2: 000000500007FFF000080000001AB5 || A2: 000000500007FFF000080000001AB5 || WE: 1
658   R[00]: 12345678000000000000000000000000 || M3: 000000500007FFF000080000001AB5 || A3: 000000500007FFF000080000001AB5 || RD: 28
659   FD: 65432101000000007FFF000000000000 || AO: 65432101000000007FFF000000000000 || R[28]: 65432101000000007FFF000000000000
660   R[RS] = RS DATA      M = MUX INPUT DATA    FD = FORWARD DATA     A = ALU INPUT DATA    AO = ALU OUTPUT      WE = WRITE ENABLE     RD = WRITE DESTINATION   R[RD] = WRITE DATA
661
662
663
664 =====
665   Cycle 41
666 =====
667
668   STAGE 1 - FETCH      STAGE 2 - DECODE      STAGE 3 - EXECUTE      STAGE 4 - WRITEBACK
669 =====
670   instruction: 182E79B
671   opcode: 000001C      function: 020019C
672   R[00]: 65432101000000007FFF000000000000 || M1: 65432101000000007FFF000000000000 || A1: 65432101000000007FFF000000000000 || field: 05FFFFC
673   R[00]: 12345678000000000000000000000000 || M2: 12345678000000000000000000000000 || A2: 12345678000000000000000000000000 || WE: 1
674   R[00]: 12345678000000000000000000000000 || M3: 12345678000000000000000000000000 || A3: 12345678000000000000000000000000 || RD: 28
675   FD: 65432101000000007FFF000000000000 || AO: 65432101000000007FFF000000000000 || R[28]: 65432101000000007FFF000000000000
676   R[RS] = RS DATA      M = MUX INPUT DATA    FD = FORWARD DATA     A = ALU INPUT DATA    AO = ALU OUTPUT      WE = WRITE ENABLE     RD = WRITE DESTINATION   R[RD] = WRITE DATA
677
678
679
680 =====
681   Cycle 42
682 =====
683
684   STAGE 1 - FETCH      STAGE 2 - DECODE      STAGE 3 - EXECUTE      STAGE 4 - WRITEBACK
685 =====
686   instruction: 02001FB
687   opcode: 182E79B      function: 000001C
688   R[28]: 65432101000000007FFF0000C0000 || M1: 65432101000000007FFF0000C0000 || A1: 65432101000000007FFF0000C0000 || field: 020019C
689   R[25]: 00000000000000000000000000000000 || M2: 12345678000000000000000000000000 || A2: 12345678000000000000000000000000 || WE: 1
690   R[05]: F00056780000F4040FEB4000000F4240 || M3: 12345678000000000000000000000000 || A3: 12345678000000000000000000000000 || RD: 28
691   FD: 65432101000000007FFF0000C0000 || AO: 65432101000000007FFF0000C0000 || R[28]: 65432101000000007FFF0000C0000
692   R[RS] = RS DATA      M = MUX INPUT DATA    FD = FORWARD DATA     A = ALU INPUT DATA    AO = ALU OUTPUT      WE = WRITE ENABLE     RD = WRITE DESTINATION   R[RD] = WRITE DATA
693
694
695
696 =====
697   Cycle 43
698 =====
699
700   STAGE 1 - FETCH      STAGE 2 - DECODE      STAGE 3 - EXECUTE      STAGE 4 - WRITEBACK
701 =====
702   instruction: 008481B
703   opcode: 02001FB      function: 182E79B
704   R[15]: 00000000000000000000000000000000 || M1: 65432101000000007FFF0000C0000 || A1: 65432101000000007FFF0000C0000 || field: 000001C
705   R[00]: 12345678000000000000000000000000 || M2: 00000000000000000000000000000000 || A2: 00000000000000000000000000000000 || WE: 1
706   R[00]: 12345678000000000000000000000000 || M3: F00056780000F4040FEB4000000F4240 || A3: F00056780000F4040FEB4000000F4240 || RD: 28
707   FD: 65432101000000007FFF0000C0000 || AO: 65432101000000007FFF0000C0000 || R[28]: 65432101000000007FFF0000C0000

```

708 R[RS] = RS DATA M = MUX INPUT DATA FD = FORWARD DATA A = ALU INPUT DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[RD] = WRITE DATA  
 709  
 710  
 711  
 712 =====  
 713 Cycle 44  
 714 =====  
 715  
 716 || STAGE 1 - FETCH || STAGE 2 - DECODE || STAGE 3 - EXECUTE || STAGE 4 - WRITEBACK  
 717 ||=====||=====||=====||=====||  
 718 instruction: 181737A opcode: 008481B function: 02001FB field: 182E79B  
 719 R[00]: 65432101000000007FFFFFFF000C0000 M1: 00000000000000000000000000000000 || A1: 65432101000000007FFFFFFF000C0000 WE: 1  
 720 R[18]: 00000000000000000000000000000000 M2: 12345678000000000000000000000000 || A2: 12345678000000000000000000000000 RD: 27  
 721 R[16]: 00000000000000000000000000000000 M3: 12345678000000000000000000000000 || A3: 12345678000000000000000000000000 R[27]: 65432101000000007FFFFFFF000C0000  
 722 FD: 65432101000000007FFFFFFF000C0000 || AO: 65432101000000007FFFFFFF000F0000  
 723  
 724 R[RS] = RS DATA M = MUX INPUT DATA FD = FORWARD DATA A = ALU INPUT DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[RD] = WRITE DATA  
 725  
 726  
 727  
 728 =====  
 729 Cycle 45  
 730 =====  
 731  
 732 || STAGE 1 - FETCH || STAGE 2 - DECODE || STAGE 3 - EXECUTE || STAGE 4 - WRITEBACK  
 733 ||=====||=====||=====||=====||  
 734 instruction: 184982C opcode: 181737A function: 008481B field: 02001FB  
 735 R[27]: 65432101000000007FFFFFFF000F0000 M1: 65432101000000007FFFFFFF000C0000 || A1: 65432101000000007FFFFFFF000F0000 WE: 1  
 736 R[28]: 65432101000000007FFFFFFF000C0000 M2: 00000000000000000000000000000000 || A2: 00000000000000000000000000000000 RD: 27  
 737 R[02]: 0004000800040002000B00000040003 M3: 00000000000000000000000000000000 || A3: 00000000000000000000000000000000 R[27]: 65432101000000007FFFFFFF000F0000  
 738 FD: 65432101000000007FFFFFFF000F0000 || AO: 65432101000000007FFFFFFF000F4240  
 739  
 740 R[RS] = RS DATA M = MUX INPUT DATA FD = FORWARD DATA A = ALU INPUT DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[RD] = WRITE DATA  
 741  
 742  
 743  
 744 =====  
 745 Cycle 46  
 746 =====  
 747  
 748 || STAGE 1 - FETCH || STAGE 2 - DECODE || STAGE 3 - EXECUTE || STAGE 4 - WRITEBACK  
 749 ||=====||=====||=====||=====||  
 750 instruction: 02000B1 opcode: 184982C function: 181737A field: 008481B  
 751 R[01]: F0005678000F4040FEB4000000F4240 M1: 65432101000000007FFFFFFF000F0000 || A1: 65432101000000007FFFFFFF000F4240 WE: 1  
 752 R[06]: OFFFA987FFF0BF014BFFFFFF0BDBF M2: 65432101000000007FFFFFFF000C0000 || A2: 65432101000000007FFFFFFF000C0000 RD: 27  
 753 R[09]: 000C0008000C000E00050010000C000D M3: 0004000800040002000B00000040003 || A3: 0004000800040002000B00000040003 R[27]: 65432101000000007FFFFFFF000F4240  
 754 FD: 65432101000000007FFFFFFF000F4240 || AO: CA86420200000000FFFFFFFE001B4240  
 755  
 756 R[RS] = RS DATA M = MUX INPUT DATA FD = FORWARD DATA A = ALU INPUT DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[RD] = WRITE DATA  
 757  
 758  
 759  
 760 =====  
 761 Cycle 47  
 762 =====  
 763  
 764 || STAGE 1 - FETCH || STAGE 2 - DECODE || STAGE 3 - EXECUTE || STAGE 4 - WRITEBACK  
 765 ||=====||=====||=====||=====||  
 766 instruction: 1830231 opcode: 02000B1 function: 184982C field: 181737A  
 767 R[05]: 00000000000000000000000000000000 M1: F0005678000F4040FEB4000000F4240 || A1: F0005678000F4040FEB4000000F4240 WE: 1  
 768 R[00]: 12345678000000000000000000000000 M2: OFFFA987FFF0BF014BFFFFFF0BDBF || A2: OFFFA987FFF0BF014BFFFFFF0BDBF RD: 26  
 769 R[00]: 12345678000000000000000000000000 M3: 000C0008000C000E00050010000C000D || A3: 000C0008000C000E00050010000C000D R[26]: CA86420200000000FFFFFFFE001B4240  
 770 FD: CA86420200000000FFFFFFFE001B4240 || AO: 3942D148301FAFC00000000311AADCO  
 771  
 772 R[RS] = RS DATA M = MUX INPUT DATA FD = FORWARD DATA A = ALU INPUT DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[RD] = WRITE DATA  
 773  
 774  
 775  
 776 =====  
 777 Cycle 48  
 778 =====  
 779  
 780 || STAGE 1 - FETCH || STAGE 2 - DECODE || STAGE 3 - EXECUTE || STAGE 4 - WRITEBACK  
 781 ||=====||=====||=====||=====||  
 782 instruction: 0000070 opcode: 1830231 function: 02000B1 field: 184982C  
 783 R[17]: 00000000000000000000000000000000 M1: 00000000000000000000000000000000 || A1: 00000000000000000000000000000000 WE: 1  
 784 R[00]: 12345678000000000000000000000000 M2: 12345678000000000000000000000000 || A2: 12345678000000000000000000000000 RD: 12  
 785 R[06]: OFFFA987FFF0BF014BFFFFFF0BDBF M3: 12345678000000000000000000000000 || A3: 12345678000000000000000000000000 R[12]: 3942D148301FAFC00000000311AADCO  
 786 FD: 3942D148301FAFC00000000311AADCO || AO: 00000000000000000000000000000000  
 787  
 788 R[RS] = RS DATA M = MUX INPUT DATA FD = FORWARD DATA A = ALU INPUT DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[RD] = WRITE DATA  
 789  
 790  
 791  
 792 =====  
 793 Cycle 49  
 794 =====  
 795  
 796 || STAGE 1 - FETCH || STAGE 2 - DECODE || STAGE 3 - EXECUTE || STAGE 4 - WRITEBACK  
 797 ||=====||=====||=====||=====||  
 798 instruction: 1830210 opcode: 0000070 function: 1830231 field: 02000B1  
 799 R[03]: 00000000000000000000000000000000 M1: 00000000000000000000000000000000 || A1: 00000000000000000000000000000000 WE: 1  
 800 R[00]: 12345678000000000000000000000000 M2: 12345678000000000000000000000000 || A2: 12345678000000000000000000000000 RD: 17  
 801 R[00]: 12345678000000000000000000000000 M3: OFFFA987FFF0BF014BFFFFFF0BDBF || A3: OFFFA987FFF0BF014BFFFFFF0BDBF R[17]: 000000000000000050000  
 802 FD: 00000000000000000000000000000000 || AO: 0005000000500000000000000050000  
 803  
 804 R[RS] = RS DATA M = MUX INPUT DATA FD = FORWARD DATA A = ALU INPUT DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[RD] = WRITE DATA  
 805  
 806  
 807  
 808 =====

809 Cycle 50  
810 =====  
811  
812 || STAGE 1 - FETCH || STAGE 2 - DECODE || STAGE 3 - EXECUTE || STAGE 4 - WRITEBACK ||  
813 || instruction: 138C60F || opcode: 1830210 || function: 0000070 || field: 1830231  
814 || R[16]: 00000000000000000000000000000000 || M1: 00000000000000000000000000000000 || A1: 00000000000000000000000000000000 || WE: 1  
815 || R[00]: 12345678000000000000000000000000 || M2: 12345678000000000000000000000000 || A2: 12345678000000000000000000000000 || RD: 17  
816 || R[06]: OFFFA987FFF0BFB014BFFFFFF0BDBF || M3: 12345678000000000000000000000000 || A3: 12345678000000000000000000000000 || R[17]: 000500000050000005000000500000  
817 || FD: 000500000050000005000000500000 || AO: 00000000000000000000000000000003 ||  
818 || R[RS] = RS DATA M = MUX INPUT DATA FD = FORWARD DATA A = ALU INPUT DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[RD] = WRITE DATA  
819  
820  
821  
822  
823  
824 =====  
825 Cycle 51  
826 =====  
827  
828 || STAGE 1 - FETCH || STAGE 2 - DECODE || STAGE 3 - EXECUTE || STAGE 4 - WRITEBACK ||  
829 || instruction: 118C612 || opcode: 138C60F || function: 1830210 || field: 0000070  
830 || R[16]: 00000000000000000000000000000003 || M1: 00000000000000000000000000000000 || A1: 00000000000000000000000000000003 || WE: 1  
831 || R[17]: 000500000050000005000000500000 || M2: 12345678000000000000000000000000 || A2: 12345678000000000000000000000000 || RD: 16  
832 || R[17]: 000500000050000005000000500000 || M3: OFFFA987FFF0BFB014BFFFFFF0BDBF || A3: OFFFA987FFF0BFB014BFFFFFF0BDBF || R[16]: 00000000000000000000000000000003  
833 || FD: 00000000000000000000000000000003 || AO: 000000030000003000000300000003 ||  
834 || R[RS] = RS DATA M = MUX INPUT DATA FD = FORWARD DATA A = ALU INPUT DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[RD] = WRITE DATA  
835  
836  
837  
838  
839  
840 =====  
841 Cycle 52  
842 =====  
843  
844 || STAGE 1 - FETCH || STAGE 2 - DECODE || STAGE 3 - EXECUTE || STAGE 4 - WRITEBACK ||  
845 || instruction: 118C612 || opcode: 118C612 || function: 138C60F || field: 1830210  
846 || R[16]: 0000003000000300000030000003 || M1: 00000000000000000000000000000003 || A1: 0000003000000300000030000003 || WE: 1  
847 || R[17]: 000500000050000005000000500000 || M2: 000500000050000005000000500000 || A2: 000500000050000005000000500000 || RD: 16  
848 || R[17]: 000500000050000005000000500000 || M3: 000500000050000005000000500000 || A3: 000500000050000005000000500000 || R[16]: 0000003000000300000030000003  
849 || FD: 0000003000000300000030000003 || AO: 0000016000001600000160000016 ||  
850 || R[RS] = RS DATA M = MUX INPUT DATA FD = FORWARD DATA A = ALU INPUT DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[RD] = WRITE DATA  
851  
852  
853  
854  
855  
856 =====  
857 Cycle 53  
858 =====  
859  
860 || STAGE 1 - FETCH || STAGE 2 - DECODE || STAGE 3 - EXECUTE || STAGE 4 - WRITEBACK ||  
861 || instruction: 1294A0D || opcode: 118C612 || function: 118C612 || field: 138C60F  
862 || R[16]: 0000003000000300000030000003 || M1: 0000003000000300000030000003 || A1: 0000003000000300000030000003 || WE: 1  
863 || R[17]: 000500000050000005000000500000 || M2: 000500000050000005000000500000 || A2: 000500000050000005000000500000 || RD: 15  
864 || R[17]: 000500000050000005000000500000 || M3: 000500000050000005000000500000 || A3: 000500000050000005000000500000 || R[15]: 0000016000001600000160000016  
865 || FD: 0000016000001600000160000016 || AO: 000001C000001C000001C000001C000001C ||  
866 || R[RS] = RS DATA M = MUX INPUT DATA FD = FORWARD DATA A = ALU INPUT DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[RD] = WRITE DATA  
867  
868  
869  
870  
871  
872 =====  
873 Cycle 54  
874 =====  
875  
876 || STAGE 1 - FETCH || STAGE 2 - DECODE || STAGE 3 - EXECUTE || STAGE 4 - WRITEBACK ||  
877 || instruction: 1853153 || opcode: 1294A0D || function: 118C612 || field: 118C612  
878 || R[16]: 0000003000000300000030000003 || M1: 0000003000000300000030000003 || A1: 0000003000000300000030000003 || WE: 1  
879 || R[18]: 000001C000001C000001C000001C || M2: 000500000050000005000000500000 || A2: 000500000050000005000000500000 || RD: 18  
880 || R[18]: 000001C000001C000001C000001C || M3: 000500000050000005000000500000 || A3: 000500000050000005000000500000 || R[18]: 000001C000001C000001C000001C ||  
881 || FD: 000001C000001C000001C000001C000001C || AO: 000001C000001C000001C000001C000001C ||  
882 || R[RS] = RS DATA M = MUX INPUT DATA FD = FORWARD DATA A = ALU INPUT DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[RD] = WRITE DATA  
883  
884  
885  
886  
887  
888 =====  
889 Cycle 55  
890 =====  
891  
892 || STAGE 1 - FETCH || STAGE 2 - DECODE || STAGE 3 - EXECUTE || STAGE 4 - WRITEBACK ||  
893 || instruction: 14841F4 || opcode: 1853153 || function: 1294A0D || field: 118C612  
894 || R[10]: 870FFFA9FEFFFFC2FFFF014BEDFFFF85 || M1: 0000003000000300000030000003 || A1: 0000003000000300000030000003 || WE: 1  
895 || R[12]: 3942D148301FAFC0000000311AADC0 || M2: 000001C000001C000001C000001C000001C || A2: 000001C000001C000001C000001C || RD: 18  
896 || R[10]: 870FFFA9FEFFFFC2FFFF014BEDFFFF85 || M3: 000001C000001C000001C000001C000001C || A3: 000001C000001C000001C000001C || R[18]: 000001C000001C000001C000001C ||  
897 || FD: 000001C000001C000001C000001C000001C || AO: 0000030D000030D000030D000030D ||  
898 || R[RS] = RS DATA M = MUX INPUT DATA FD = FORWARD DATA A = ALU INPUT DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[RD] = WRITE DATA  
899  
900  
901  
902  
903  
904 =====  
905 Cycle 56  
906 =====  
907  
908 || STAGE 1 - FETCH || STAGE 2 - DECODE || STAGE 3 - EXECUTE || STAGE 4 - WRITEBACK ||  
909

```

910  || instruction: 14841F5      || opcode: 14841F4           || function: 1853153          || field: 1294A0D
911  || R[15]: 0000016000001600000016  || M1: 870FFFA9FEFFFFC2FFFF014BEDFFFF85 || A1: 870FFFA9FEFFFFC2FFFF014BEDFFFF85 || WE: 1
912  || R[16]: 0000003000000300000030000003  || M2: 3942D148301FAPC0000000311AAC0 || A2: 3942D148301FAPC0000000311AAC0 || RD: 13
913  || R[16]: 0000003000000300000030000003  || M3: 870FFFA9FEFFFFC2FFFF014BEDFFFF85 || A3: 870FFFA9FEFFFFC2FFFF014BEDFFFF85 || R[13]: 0000030D000030D000030D000030D
914  ||                                     || FD: 0000030D000030D000030D000030D || AO: 870F0057FEFF003E0000000EDFF007B ||
915  =====
916  || R[RS] = RS DATA     M = MUX INPUT DATA   FD = FORWARD DATA   A = ALU INPUT DATA   AO = ALU OUTPUT     WE = WRITE ENABLE   RD = WRITE DESTINATION   R[RD] = WRITE DATA
917
918
919
920 =====
921  Cycle 57
922 =====
923
924  || STAGE 1 - FETCH      || STAGE 2 - DECODE      || STAGE 3 - EXECUTE          || STAGE 4 - WRITEBACK
925  || =====
926  || instruction: 040000F    || opcode: 14841F5        || function: 14841F4          || field: 1853153
927  || R[15]: 0000016000001600000016  || M1: 0000016000001600000016 || A1: 0000016000001600000016 || WE: 1
928  || R[16]: 0000003000000300000030000003  || M2: 0000003000000300000030000003 || A2: 0000003000000300000030000003 || RD: 19
929  || R[16]: 0000003000000300000030000003  || M3: 0000003000000300000030000003 || A3: 0000003000000300000030000003 || R[19]: 870F0057FEFF003E0000000EDFF007B
930  ||                                     || FD: 870F0057FEFF003E0000000EDFF007B || AO: 0000016000001F0000016000001F ||
931  =====
932  || R[RS] = RS DATA     M = MUX INPUT DATA   FD = FORWARD DATA   A = ALU INPUT DATA   AO = ALU OUTPUT     WE = WRITE ENABLE   RD = WRITE DESTINATION   R[RD] = WRITE DATA
933
934
935
936 =====
937  Cycle 58
938 =====
939
940  || STAGE 1 - FETCH      || STAGE 2 - DECODE      || STAGE 3 - EXECUTE          || STAGE 4 - WRITEBACK
941  || =====
942  || instruction: 0C0000F    || opcode: 040000F        || function: 14841F5          || field: 14841F4
943  || R[00]: 0000016000001600000016  || M1: 0000016000001600000016 || A1: 0000016000001600000016 || WE: 1
944  || R[00]: 1234567800000000000000000000  || M2: 0000003000000300000030000003 || A2: 0000003000000300000030000003 || RD: 20
945  || R[00]: 1234567800000000000000000000  || M3: 0000003000000300000030000003 || A3: 0000003000000300000030000003 || R[20]: 0000016000001F0000016000001F
946  ||                                     || FD: 00000016000001F0000016000001F || AO: 00000016000001F0000016000001F ||
947  =====
948  || R[RS] = RS DATA     M = MUX INPUT DATA   FD = FORWARD DATA   A = ALU INPUT DATA   AO = ALU OUTPUT     WE = WRITE ENABLE   RD = WRITE DESTINATION   R[RD] = WRITE DATA
949
950
951
952 =====
953  Cycle 59
954 =====
955
956  || STAGE 1 - FETCH      || STAGE 2 - DECODE      || STAGE 3 - EXECUTE          || STAGE 4 - WRITEBACK
957  || =====
958  || instruction: 16AD5F6    || opcode: 0C0000F        || function: 040000F          || field: 14841F5
959  || R[00]: 0000016000001600000016  || M1: 0000016000001600000016 || A1: 0000016000001600000016 || WE: 1
960  || R[00]: 12345678000000000000000000  || M2: 12345678000000000000000000 || A2: 12345678000000000000000000 || RD: 21
961  || R[00]: 12345678000000000000000000  || M3: 12345678000000000000000000 || A3: 12345678000000000000000000 || R[21]: 0000016000001F0000016000001F
962  ||                                     || FD: 00000016000001F0000016000001F || AO: 00000016000000160000000016 ||
963  =====
964  || R[RS] = RS DATA     M = MUX INPUT DATA   FD = FORWARD DATA   A = ALU INPUT DATA   AO = ALU OUTPUT     WE = WRITE ENABLE   RD = WRITE DESTINATION   R[RD] = WRITE DATA
965
966
967
968 =====
969  Cycle 60
970 =====
971
972  || STAGE 1 - FETCH      || STAGE 2 - DECODE      || STAGE 3 - EXECUTE          || STAGE 4 - WRITEBACK
973  || =====
974  || instruction: 17AD5F7    || opcode: 16AD5F6        || function: 0C0000F          || field: 040000F
975  || R[15]: 00000160000016000000000000000016 || M1: 00000016000001600000000000000016 || A1: 00000016000001600000000000000016 || WE: 1
976  || R[21]: 00000016000001F000000160000001F || M2: 12345678000000000000000000000000 || A2: 12345678000000000000000000000000 || RD: 15
977  || R[21]: 000000160000001F000000160000001F || M3: 12345678000000000000000000000000 || A3: 12345678000000000000000000000000 || R[15]: 00000016000001600000000000000016
978  ||                                     || FD: 0000000000000000000000000000000016 || AO: 0000000000000000000000000000000016 ||
979  =====
980  || R[RS] = RS DATA     M = MUX INPUT DATA   FD = FORWARD DATA   A = ALU INPUT DATA   AO = ALU OUTPUT     WE = WRITE ENABLE   RD = WRITE DESTINATION   R[RD] = WRITE DATA
981
982
983
984 =====
985  Cycle 61
986 =====
987
988  || STAGE 1 - FETCH      || STAGE 2 - DECODE      || STAGE 3 - EXECUTE          || STAGE 4 - WRITEBACK
989  || =====
990  || instruction: 1875DF8    || opcode: 17AD5F7        || function: 16AD5F6          || field: 0C0000F
991  || R[15]: 00000000000016000000000000000016 || M1: 00000016000001600000000000000016 || A1: 00000000000016000000000000000016 || WE: 1
992  || R[21]: 00000016000001F000000160000001F || M2: 00000016000001F000000160000001F || A2: 00000016000001F000000160000001F || RD: 15
993  || R[21]: 000000160000001F000000160000001F || M3: 000000160000001F000000160000001F || A3: 000000160000001F000000160000001F || R[15]: 0000000000000000000000000000000016
994  ||                                     || FD: 0000000000000000000000000000000016 || AO: 000000000000000000000000000000003AB ||
995  =====
996  || R[RS] = RS DATA     M = MUX INPUT DATA   FD = FORWARD DATA   A = ALU INPUT DATA   AO = ALU OUTPUT     WE = WRITE ENABLE   RD = WRITE DESTINATION   R[RD] = WRITE DATA
997
998
999
1000 =====
1001  Cycle 62
1002 =====
1003
1004  || STAGE 1 - FETCH      || STAGE 2 - DECODE      || STAGE 3 - EXECUTE          || STAGE 4 - WRITEBACK
1005  || =====
1006  || instruction: 1800000    || opcode: 1875DF8        || function: 17AD5F7          || field: 16AD5F6
1007  || R[15]: 00000000000016000000000000000016 || M1: 00000000000016000000000000000016 || A1: 00000000000016000000000000000016 || WE: 1
1008  || R[23]: 00000000000016000000000000000016 || M2: 00000000000016000000000000000016 || A2: 00000000000016000000000000000016 || RD: 22
1009  || R[14]: 00000000000016000000000000000016 || M3: 00000000000016000000000000000016 || A3: 00000000000016000000000000000016 || R[22]: 0000000000000000000000000000003AB
1010  ||                                     || FD: 000000000000000000000000000000003AB || AO: 000000000000000000000000000000001CE ||

```

1011 || ====== | ====== | ====== | ====== | ====== | ====== |  
 1012      R[RS] = RS DATA      M = MUX INPUT DATA      FD = FORWARD DATA      A = ALU INPUT DATA      AO = ALU OUTPUT      WE = WRITE ENABLE      RD = WRITE DESTINATION      R[RD] = WRITE DATA  
 1013  
 1014  
 1015  
 1016 ======  
 1017      Cycle 63  
 1018 ======  
 1019  
 1020      || STAGE 1 - FETCH      || STAGE 2 - DECODE      || STAGE 3 - EXECUTE      || STAGE 4 - WRITEBACK  
 1021      || instruction: 1800000      || opcode: 1800000      || function: 1875DF8      || field: 17AD5F7  
 1022      ||      R[00]: 12345678000000000000000000000000      || M1: 00000000000001600000000000000016      || A1: 00000000000001600000000000000016      || WE: 1  
 1023      ||      R[00]: 12345678000000000000000000000000      || M2: 00000000000000000000000000000000      || A2: 0000000000001CE00000000000000001CE      || RD: 23  
 1024      ||      R[00]: 12345678000000000000000000000000      || M3: 00000000000000000000000000000000      || A3: 00000000000000000000000000000000      || R[23]: 00000000000001CE0000000000000001CE  
 1025      ||      FD: 0000000000001CE000000000000001CE      || AO: 00000000000001B800000000000000001B8  
 1026      ||  
 1027      || ======  
 1028      R[RS] = RS DATA      M = MUX INPUT DATA      FD = FORWARD DATA      A = ALU INPUT DATA      AO = ALU OUTPUT      WE = WRITE ENABLE      RD = WRITE DESTINATION      R[RD] = WRITE DATA  
 1029  
 1030  
 1031  
 1032 ======  
 1033      Cycle 64  
 1034 ======  
 1035  
 1036      || STAGE 1 - FETCH      || STAGE 2 - DECODE      || STAGE 3 - EXECUTE      || STAGE 4 - WRITEBACK  
 1037      || instruction: 1872459      || opcode: 1800000      || function: 1800000      || field: 1875DF8  
 1038      ||      R[00]: 12345678000000000000000000000000      || M1: 12345678000000000000000000000000      || A1: 12345678000000000000000000000000      || WE: 1  
 1039      ||      R[00]: 12345678000000000000000000000000      || M2: 12345678000000000000000000000000      || A2: 12345678000000000000000000000000      || RD: 24  
 1040      ||      R[00]: 12345678000000000000000000000000      || M3: 12345678000000000000000000000000      || A3: 12345678000000000000000000000000      || R[24]: 00000000000001B800000000000000001B8  
 1041      ||      FD: 0000000000001B800000000000000000      || AO: 00  
 1042      ||  
 1043      || ======  
 1044      R[RS] = RS DATA      M = MUX INPUT DATA      FD = FORWARD DATA      A = ALU INPUT DATA      AO = ALU OUTPUT      WE = WRITE ENABLE      RD = WRITE DESTINATION      R[RD] = WRITE DATA  
 1045  
 1046  
 1047  
 1048 ======  
 1049      Cycle 65  
 1050 ======  
 1051  
 1052      || STAGE 1 - FETCH      || STAGE 2 - DECODE      || STAGE 3 - EXECUTE      || STAGE 4 - WRITEBACK  
 1053      || instruction: 1872459      || opcode: 1872459      || function: 1800000      || field: 1800000  
 1054      ||      R[02]: 0004000800040002000B00000040003      || M1: 12345678000000000000000000000000      || A1: 12345678000000000000000000000000      || WE: 0  
 1055      ||      R[09]: 000C0008000C000E00050010000C000D      || M2: 12345678000000000000000000000000      || A2: 12345678000000000000000000000000      || RD: 00  
 1056      ||      R[14]: 00000000000000000000000000000000      || M3: 12345678000000000000000000000000      || A3: 12345678000000000000000000000000      || R[00]: 00000000000000000000000000000000  
 1057      ||      FD: 00000000000000000000000000000000      || AO: 00  
 1058      ||  
 1059      || ======  
 1060      R[RS] = RS DATA      M = MUX INPUT DATA      FD = FORWARD DATA      A = ALU INPUT DATA      AO = ALU OUTPUT      WE = WRITE ENABLE      RD = WRITE DESTINATION      R[RD] = WRITE DATA  
 1061  
 1062  
 1063  
 1064 ======  
 1065      Cycle 66  
 1066 ======  
 1067  
 1068      || STAGE 1 - FETCH      || STAGE 2 - DECODE      || STAGE 3 - EXECUTE      || STAGE 4 - WRITEBACK  
 1069      || instruction: 1872459      || opcode: 1872459      || function: 1872459      || field: 1800000  
 1070      ||      R[02]: 0004000800040002000B00000040003      || M1: 0004000800040002000B00000040003      || A1: 0004000800040002000B00000040003      || WE: 0  
 1071      ||      R[09]: 000C0008000C000E00050010000C000D      || M2: 000C0008000C000E00050010000C000D      || A2: 000C0008000C000E00050010000C000D      || RD: 00  
 1072      ||      R[14]: 00000000000000000000000000000000      || M3: 00000000000000000000000000000000      || A3: 00000000000000000000000000000000      || R[00]: 00000000000000000000000000000000  
 1073      ||      FD: 00000000000000000000000000000000      || AO: 00080000008000C0005FFF0000800A  
 1074      ||  
 1075      || ======  
 1076      R[RS] = RS DATA      M = MUX INPUT DATA      FD = FORWARD DATA      A = ALU INPUT DATA      AO = ALU OUTPUT      WE = WRITE ENABLE      RD = WRITE DESTINATION      R[RD] = WRITE DATA  
 1077  
 1078  
 1079  
 1080 ======  
 1081      Cycle 67  
 1082 ======  
 1083  
 1084      || STAGE 1 - FETCH      || STAGE 2 - DECODE      || STAGE 3 - EXECUTE      || STAGE 4 - WRITEBACK  
 1085      || instruction: 1872459      || opcode: 1872459      || function: 1872459      || field: 1872459  
 1086      ||      R[02]: 0004000800040002000B00000040003      || M1: 0004000800040002000B00000040003      || A1: 0004000800040002000B00000040003      || WE: 1  
 1087      ||      R[09]: 000C0008000C000E00050010000C000D      || M2: 000C0008000C000E00050010000C000D      || A2: 000C0008000C000E00050010000C000D      || RD: 25  
 1088      ||      R[14]: 00000000000000000000000000000000      || M3: 00000000000000000000000000000000      || A3: 00000000000000000000000000000000      || R[25]: 00080000008000C0005FFF0000800A  
 1089      ||      FD: 00080000008000C0005FFF0000800A      || AO: 00080000008000C0005FFF0000800A  
 1090      ||  
 1091      || ======  
 1092      R[RS] = RS DATA      M = MUX INPUT DATA      FD = FORWARD DATA      A = ALU INPUT DATA      AO = ALU OUTPUT      WE = WRITE ENABLE      RD = WRITE DESTINATION      R[RD] = WRITE DATA  
 1093  
 1094  
 1095  
 1096 R0 12345678000000000000000000000000  
 1097 R1 F0005678000F4040FEB4000000F4240  
 1098 R2 0004000800040002000B00000040003  
 1099 R3 567800005678000056780000  
 1100 R4 F6785678567F4040FEBFC0000567F4240  
 1101 R5 F0005678000F4040FEB4000000F4240  
 1102 R6 OFFFA987FFF0BFEBF014BFFFFFF0BD6BF  
 1103 R7 OFFFA987000F4040014BFFF000F4240  
 1104 R8 F0005678FFF0BFEB40000FFF0BD6BF  
 1105 R9 000C0008000C000E00050010000C000D  
 1106 R10 870FFFFA9FFFFFF2FFFF014BEDFFFF85  
 1107 R11 00070054007F005F0000007F007F005E  
 1108 R12 3942D148301FAFC00000000031AADC0  
 1109 R13 0000030D000030D000030D0000030D  
 1110 R14 00000000000000000000000000000000  
 1111 R15 00000000000000001600000000000000

1112 R16 00000003000000300000030000003  
1113 R17 0005000000500000500000500000  
1114 R18 0000001C0000001C0000001C0000001C  
1115 R19 870F0057FEFF003E00000000EDFF007B  
1116 R20 000000160000001F000000160000001F  
1117 R21 000000160000001F000000160000001F  
1118 R22 0000000000003AB000000000000003AB  
1119 R23 00000000000001CE00000000000001CE  
1120 R24 00000000000001B800000000000001B8  
1121 R25 0008000008000C0005FFF0008000A  
1122 R26 CA86420200000000FFFFFFFFFFE001B4240  
1123 R27 6543210100000007FFFFFFFFFF000F4240  
1124 R28 6543210100000007FFFFFFFFFF000C0000  
1125 R29 0000000C00007FFF00008000000AD18  
1126 R30 000000070000005000080000009263  
1127 R31 0000000500007FFF000080000001AB5  
1128